EP2A25F672C7N vs EP2A25F672ES Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EP2A25F672C7N sa pamamagitan ng Altera at EP2A25F672ES sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EP2A25F672C7N EP2A25F672ES
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Obsolete Obsolete
Family APEX II APEX II
Logic Elements 24,320 cells 24,320
System Gates Approximately 900,000 —
User I/Os 492 —
Propagation Delay (tPD) 1.69 ns —
Internal Operating Frequency Up to 500 MHz —
Core Voltage (VCCINT) 1.5 V —
Process Technology 0.15 µm all-layer copper (up to 8 metal layers) 0.15 µm CMOS
Logic Family CMOS —
Package Type 672-ball FC-FBGA (FineLine BGA) —
Package Body Size 27 x 27 mm —
Ball Pitch 1.0 mm —
Temperature na Operasyon 0 °C to 85 °C (commercial) —
High-Speed I/O Support True-LVDS, LVPECL, PCML, HyperTransport up to 1 Gbps —
Programmable Logic Type Loadable PLD (in-system programmable) —
Embedded Memory Embedded System Blocks (ESB) configurable as dual-port RAM/ROM —
PLLs Up to 4 —
Uri ng Pagpapasok Surface Mount —
Tindminan RoHS [DATA_NEEDED: RoHS compliance] Compliant
Maximum Gates — 900,000
Embedded System Blocks (ESBs) — 24
Maximum Embedded RAM — 1.4 Mbit
Maximum User I/O Pins — 492
Packhaging — 672-ball FC-FBGA
Core Voltage — 1.5 V
Maximum System Clock Frequency — 500 MHz
Number of PLLs — 4
I/O Banks — 16
Supported I/O Standards — LVTTL, LVCMOS, PCI, LVDS, LVPECL, HSTL
Configuration Mode — Serial / Parallel / JTAG
Hanay ng Temperature na Operasyon — [DATA_NEEDED: operating temperature range]

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita