EPF10K50VRC240-4 vs EPF10K50VRC240-1 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPF10K50VRC240-4 sa pamamagitan ng Altera at EPF10K50VRC240-1 sa pamamagitan ng Intel. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPF10K50VRC240-4 EPF10K50VRC240-1
Brand Altera Intel
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle NRND Obsolete
Family FLEX-10K FLEX 10K
Typical Gates 50,000 50,000
Logic Elements (LEs) 2,880 —
Logic Array Blocks (LABs) 360 —
Maximum User I/Os 189 —
Embedded Array Blocks (EABs) 10 (each up to 2,048 bits) —
Packhaging 240-pin RQFP (RQFP-240) with exposed pad 240-RQFP Exposed Pad
Uri ng Pagpapasok Surface Mount Surface Mount
Core Voltage (VCCINT) 3.3 V 3.3 V
I/O Voltage (VCCIO) 3.3 V or 5.0 V tolerant MultiVolt (2.5 V / 3.3 V / 5 V tolerant)
Speed Grade -4 —
Internal Frequency (max) 125 MHz 66.67 MHz
Propagation Delay (per LE) 0.6 ns —
Temperature na Operasyon 0C to +70C (commercial) 0 °C to +70 °C (Commercial)
Configuration Method SRAM, serial/parallel via EPC2/EPC8 PROM —
Programming Interface JTAG (IEEE 1149.1), ByteBlaster, BitBlaster —
Tindminan RoHS Non-compliant (legacy SnPb lead frame) Compliant
Lead-Free No (commercial grade is SnPb; -N suffix is lead-free) —
Logic Elements — 2,880
Embedded Memory — 20,480 bits (189 Kb)
User I/O — 274 (max)
Number of I/O Pins — 189
Pins — 240
Propagation Delay — 0.6 ns
Process Technology — 0.42 µm CMOS
Logic Family — CMOS
JTAG Support — Yes (IEEE Std 1149.1-1990)
Configuration Interface — JTAG / BitBlaster / ByteBlasterMV / Jam STAPL
Programming Language — Altera MAX+PLUS II / Quartus

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita