EPM3256AFC256-10 vs EPM3512AFC256-22 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM3256AFC256-10 sa pamamagitan ng Altera at EPM3512AFC256-22 sa pamamagitan ng Intel. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM3256AFC256-10 EPM3512AFC256-22
Brand Altera Intel
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Huling Pagbili Obsolete
Family MAX 3000A MAX 3000A
Logic Family CMOS (EEPROM-based) —
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macro Cells 256 —
Usable Gates 5,000 —
Logic Array Blocks (LABs) 16 (16 macrocells each) 16
Maximum User I/Os 161 —
Propagation Delay (tPD) 10 ns 22 ns
Internal Counter Frequency (fCNT) 95.2 MHz —
Supply Voltage (VCCINT) 3.3 V —
I/O Voltage Tolerance 5.0 V tolerant —
In-System Programmability Yes (3.3 V ISP via JTAG IEEE 1149.1) —
Temperature na Operasyon 0°C to +70°C (Commercial) [DATA_NEEDED: operating temperature grade]
Packhaging 256-ball FBGA (Fine-Line BGA) FC-256 (FineLine BGA, 256 balls, 1.0 mm pitch)
Pitch [DATA_NEEDED: BGA ball pitch] —
Uri ng Pagpapasok Surface Mount Surface Mount (BGA)
Tindminan RoHS [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS compliance status]
Macrocells — 512
Maximum User I/O Pins — 208 (typical for FC256 package)
Speed Grade — -22 (tPD ~22 ns)
Supply Voltage VCCINT — 3.3 V
I/O Standards Supported — 2.5 V, 3.3 V, 5.0 V (VCCIO selectable)
In-System Programming — IEEE Std. 1532-compliant ISP via JTAG
Configuration Memory — On-chip EEPROM (non-volatile)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita