EPM3512AFI256-10 vs EPM3512AFI256-7 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM3512AFI256-10 sa pamamagitan ng Intel at EPM3512AFI256-7 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM3512AFI256-10 EPM3512AFI256-7
Brand Intel Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Aktibo Obsolete
Family MAX 3000A MAX 3000A
Product Type CPLD (Complex Programmable Logic Device) —
Equivalent Gates 10,000 —
Macrocells 512 512
User I/Os 208 —
Pin-to-Pin Logic Delay (tPD) 4.5 ns —
Maximum Counter Frequency 227.3 MHz —
Propagation Delay 7.5 ns (max, per chipdig summary) —
Core Voltage 3.3 V —
MultiVolt I/O Levels 5.0 V / 3.3 V / 2.5 V —
Process Technology CMOS EEPROM 0.30 µm CMOS EEPROM
In-System Programmability Yes, IEEE Std. 1532 (3.3 V ISP) IEEE Std. 1532 compliant via JTAG
Packhaging FBGA-256 (FineLine BGA, 256 balls) 256-ball FBGA (Fine-Pitch BGA), 17 mm × 17 mm, 1.0 mm pitch
Temperature na Operasyon 0C to +70C (commercial) —
Logic Family CMOS —
Tindminan RoHS [DATA_NEEDED: rohs_status] [DATA_NEEDED: confirm from data]
Volte ng Pagbibigay 3.3 V (core); MultiVolt I/O to 5.0 V —
Device Type — CPLD (Complex Programmable Logic Device)
Usable Gates — 10,000
Logic Array Blocks (LABs) — 32 (16 macrocells each)
User I/O Pins — 208
Pin-to-Pin Delay (tPD) — 7.5 ns
Maximum Operating Frequency — [DATA_NEEDED: fMAX value]
Supply Voltage VCCINT — 3.3 V
MultiVolt I/O Voltage — 1.8 V / 2.5 V / 3.3 V / 5.0 V tolerant
Boundary-Scan Test — IEEE Std. 1149.1 (JTAG)
Operating Temperature (Industrial) — -40 °C to +85 °C
Uri ng Pagpapasok — Surface Mount (BGA)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita