EPM5032DC-2 vs EPM5032DC-15 Karşılaştırma

Ayrıntılı yan yana karşılaştırma EPM5032DC-2 tarafından Altera ve EPM5032DC-15 tarafından AlteraAnahtar özellikleri, elektriksel parametreleri, ambalajı, yaşam döngüsü durumu, fiyatlandırma ve mevcudiyeti karşılaştırarak tasarım gereksinimleriniz için en iyi bileşeni belirleyin.

Özellik Karşılaştırması

Parametre EPM5032DC-2 EPM5032DC-15
Marka Altera Altera
Kategori FPGA & CPLD FPGA & CPLD
Yaşam Döngüsü Durumu Obsolete Obsolete
Product Type CPLD (Complex Programmable Logic Device) —
Series MAX 5000 —
Macrocells 32 32
Usable Gates (typical) 600 —
Logic Array Blocks (LABs) 4 —
Paket 20-pin CDIP (Ceramic DIP) CERDIP-28 (windowed, through-hole)
Speed Grade -2 (tPD ~25 ns, commercial) —
Configuration Memory EPROM (one-time programmable per generation; UV-erasable variants exist) —
Supply Voltage (VCC) 5 V (single supply, +/-5%) 5 V (nominal)
İşletim Sıcaklığı 0C to +70C (commercial grade) 0C to +70C (commercial)
Programmable Pins / I/O 20 pins (JEDEC-standard 0.300" ceramic DIP) —
Programming Interface Altera ByteBlaster / parallel-port JTAG-style ISP —
Interconnect Programmable Interconnect Array (PIA) with deterministic timing —
RoHS Durumu [DATA_NEEDED: RoHS compliance - CDIP package typically pre-RoHS] [DATA_NEEDED: RoHS status]
Montaj Türü Through-Hole (DIP) Through-Hole (DIP)
MSL Seviyesi Not applicable (through-hole hermetic ceramic) —
Family — MAX 5000
Device Type — UV-erasable EPLD (PAL-type CMOS)
Usable Gates — 600
Propagation Delay (tPD) — 15 ns
Maximum Toggle Frequency (fMAX) — 83.3 MHz
Logic Family — CMOS, TTL-compatible I/O
Programmable Pins — 16 bidirectional I/O + 4 dedicated input = 20
Total Package Pins — 28
Erasure Method — UV light through ceramic quartz window
Process Technology — CMOS
Lead-Free — unknown

Dökümanlar & Kaynaklar

Tüm Ürünleri Gözden Geçir BOM Oluştur Teklif İsteyin