Reported by Asia Daily on 2026-10-12. Summarized and analyzed by XAIPART Editorial.
What happened
Speaking at a Shanghai conference on , CXMT's Cao Kanyu said the company will "launch next-generation DDR5 RDIMM server memory incorporating a 4F2 DRAM structure by the end of the year."S1 The announcement targets enterprise customers rather than the consumer devices where Chinese DRAM suppliers already have a presence, and it does not redefine the DDR5 standard itself.S1
The proposed 4F2 cell shrinks the cell footprint from six square feature-size units to four, a theoretical ~33% reduction in cell area, which could in principle fit ~50% more cells into the same space, though the source stresses that finished-module capacity, speed and power depend on peripheral circuitry, manufacturing results and other design factors.S1 CXMT also says it redesigned key manufacturing steps and developed its own vertical surrounding gate transistor (VSG), and is exploring hybrid bonding for memory and logic.S1
The CXMT deadline precedes Samsung's reported 2028 mass-production target by roughly two years: Samsung is reported to plan to complete development of its 10a DRAM using 4F2 in 2026, run quality testing in 2027 and start mass production in 2028.S1 SK hynix disclosed a related technology roadmap in 2025, and CXMT's September 2026 fifth-generation platform entered mass production, a milestone distinct from the 4F2 server product.S1
CXMT says it has published more than 300 patent families related to 4F2 and has researched the architecture since 2016, and Cao claims CXMT's related patent holdings exceed those of domestic and international competitors.S1 The source notes that CXMT cannot use ASML EUV lithography equipment, which adds uncertainty to its yield ramp.S1
| Metric | Reported value | Source |
|---|---|---|
| CXMT 4F2 DDR5 RDIMM target | Launch by end of 2026 | [S1] |
| Samsung 4F2 mass-production target | 2028 | [S1] |
| Cell-area reduction (6F2 to 4F2) | ~33% | [S1] |
| CXMT 4F2-related patent families | More than 300 | [S1] |
| CXMT July share sale | About $8.6 billion (~66.61 billion yuan); 466% first-day share move | [S1] |
| Micron stock move on announcement | About -1% overnight | [S1] |
| SK hynix stock move on announcement | About -0.8% local trading | [S1] |
| Detailed module specifications | Not disclosed | [S1] |
| Production yields, volumes, qualification status | Not disclosed | [S1] |
Background timeline
- - CXMT says it began researching 4F2 when the company was founded.S1
- - SK hynix disclosed a roadmap related to 4F2 technology.S1
- - CXMT says it began mass production of LPDDR6 mobile memory.S1
- - CXMT says its fifth generation DRAM manufacturing platform entered mass production.S1
- - Cao Kanyu presented the server memory plan in Shanghai.S1
- - CXMT targets introduction of DDR5 RDIMMs using 4F2.S1
- - Samsung reportedly plans quality testing of its 10a 4F2 DRAM.S1
- - Samsung reportedly plans mass production of its 10a 4F2 DRAM.S1
XAIPART take
Technical impact
A 4F2 layout is a structural change rather than a DDR5 standard change: JEDEC DDR5 signaling, ranks, and module pinout would still apply, so BIOS/firmware and platform validation paths used today with Samsung, SK hynix and Micron RDIMMs should remain usable if CXMT's parts meet JEDEC compliance. XAIPART analysis
The reported combination of a vertical surrounding gate transistor and hybrid bonding is closer to a multi-year process roadmap than a single product drop; the end-2026 commitment is a launch window, not a confirmed high-yield ramp, and CXMT's EUV restriction will push the company toward multi-patterning DUV and self-aligned approaches that historically cap density and pitch more aggressively than EUV-based flows. XAIPART analysis
Market impact
Even with a 4F2 density claim, server procurement decisions are typically driven by validated reliability, sustained supply and total cost; until CXMT publishes module-level specifications, capacity figures and at least one named OEM qualification, designers and buyers should treat the end-2026 target as a possible option for second-source planning rather than a drop-in alternative to incumbent server DDR5 RDIMMs. XAIPART analysis
For incumbent supply, Samsung's 2027 test / 2028 mass-production timeline means SK hynix and Micron remain the only qualified high-density server DDR5 suppliers through at least 2027, so lead times for high-density 96 GB / 128 GB / 256 GB RDIMMs are unlikely to ease from CXMT's announcement alone, and the modest single-digit-percent moves in Micron and SK hynix shares on the news support that read. XAIPART analysis
Action
Add CXMT 4F2 DDR5 RDIMMs to second-source evaluations only after the source publishes module datasheets and at least one customer reference; keep incumbent RDIMM POs running until JEDEC compliance and qualification evidence is in hand. XAIPART analysis
Track CXMT disclosures against the four open items the source flags (module specifications, production scale, customer qualification, reliable operation) before re-pricing any 2027 server memory BOM; if none are published by end of Q1 2027, treat the end-2026 launch as marketing rather than a usable supply event. XAIPART analysis
XAIPART Forecast
XAIPART expects that, if CXMT has not published a server DDR5 RDIMM datasheet plus at least one named OEM or hyperscaler qualification by 2027-03-31, the end-2026 launch will not translate into measurable 2027 server DRAM market share; under that test this forecast is wrong if CXMT does publish both items on or before that date. XAIPART analysis
Facts are as reported by Asia Daily. The design-in, sourcing and forward-looking statements above are XAIPART's analysis, not the source's claims. Uncertainty: production yields, module specifications, qualification status, exact release date and CXMT's manufacturing scale are not disclosed by the source; the HBM gap to Korean suppliers is described only as "at least three years" via industry assessments, not measured tests.
Corrections: none at publication. This brief will be updated with a timestamp if the source corrects its report.
Các lựa chọn và chu kỳ sống
| Phần | Quan hệ | Chu kỳ sống | Cơ sở |
|---|---|---|---|
| — | Không có tùy chọn nào trong tệp CẦN DỮ LIỆU | — | Yêu cầu match_type trước khi bất kỳ nhãn tiền thân nào có thể xuất hiện |
“Tiền thân” và các nhãn thay thế chỉ đến từ một loại khớp đã được ghi lại, trạng thái chu kỳ sống hoặc văn bản nguồn. Khi không có khớp nào được ghi lại, không có nhãn nào được hiển thị. Các danh sách của chúng tôi không phải là một tham chiếu thị trường.
Điều gì cần xem
| Đề xuất | Cấp độ | Bởi | Trạng thái |
|---|---|---|---|
| XAIPART expects that, if CXMT has not published a server DDR5 RDIMM datasheet plus at least one named OEM or hyperscaler qualification by 2027-03-31, the end-2026 launch will not translate into measurable 2027 server ... | CXMT does publish both items on or | Pending |
Các dự báo sai vẫn được giữ hiển thị và đánh dấu. Chúng tôi không xóa chúng.
Các phần bị ảnh hưởng
Không có khớp catalog. Câu chuyện này không khớp với bất kỳ linh kiện nào được liệt kê trên XAIPART hiện tại. Chúng tôi không suy luận khớp và chúng tôi không hiển thị danh sách chờ.
Áp lực chi phí theo chiều
| Dimension | FRED series ID | Unit | Lag | As of |
|---|---|---|---|---|
| Input cost | PCOPPUSDM, PALUMUSDM, PNICKUSDM | USD/mt | 52 d | |
| Supply/demand | PCU334413334413, IPG3344S | index(1982=100) / index(2017=100) | 46 d | |
| FX & energy | DEXCHUS, DCOILBRENTEU, DHHNGSP | rate / USD/bbl / USD/MMBtu | 5 d |
No free authoritative interface for: gold · silver · rare earth · polysilicon · lithium carbonate · market share — listed rather than approximated.
Cách sản xuất điều này
Xử lý chứng cứ — thu thập, nguồn xác thực, mô hình và cửa
| Source fetched | Asia Daily · asiadaily.org · 12,798 chars |
|---|---|
| Source sanity (S1) | ok — passed before any model call (no s1_ block recorded) |
| Model / prompt | MiniMax-M3 · prompt Blog Agent - News Summary (v2.8-final) · 9,189 tokens · 39.2s · run completed |
| Gate | verdict hold · 6/6 applicable checks passed · spec v2.9 · C10 ratio 0.009979 · C10 rounds 0 |
| Time contract | 9 <time datetime> values in this brief — 0 violations (+08:00 or date-only) |
Mỗi hàng trên đều được sản xuất bởi pipeline, không phải viết bằng tay.
Bình luận
Trở thành người đầu tiên bình luận.
🔐 Vui lòng đăng nhập để đăng một bình luận.
Bạn không có tài khoản? Đăng ký