ADC/DAC
Sản phẩm (2.900+)
LTC2313HTS8-14 - 14-bit 2.5Msps SAR ADC in TSOT-23-8 | Analog Devices
The Analog Devices LTC2313HTS8-14 is a 14-bit, 2.5 Msps, serial sampling successive-approximation (SAR) analog-to-digital converter that draws only 5 mA from a single 3 V or 5 V supply, housed in a compact 8-pin TSOT-23 (HTS8) package. The LTC2313HTS8-14 is the -40 °C to +125 °C automotive/industrial grade variant of the LTC2313-14 ADC family and is supplied in TSOT-23-8 (HTS8) with H-grade temperature screening; the converter includes an integrated low-drift (20 ppm/°C maximum) reference and reference buffer, eliminating the need for an external reference and saving both PCB area and BOM cost. A SAR ADC is a successive-approximation-register analog-to-digital converter - a type of ADC that uses a binary-search algorithm against an internal precision DAC to resolve each conversion in N clock cycles, combining low latency with excellent DC accuracy. SAR ADCs sit in the precision-data-acquisition tier of the converter hierarchy: SAR -> ADC -> data converter -> signal chain IC -> semiconductor. They offer no pipeline delay, deterministic sampling, and high dc accuracy, but at sample rates lower than pipeline ADCs. The key features of the LTC2313HTS8-14 include guaranteed 14-bit no-missing-codes performance, a high-speed SPI-compatible serial interface that natively supports 1.8 V, 2.5 V, 3 V and 5 V logic, true single-supply operation from 3 V to 5 V (5 V typical), and a wide -40 °C to +125 °C operating range (H-grade). The device achieves 2.5 Msps throughput with no cycle latency, making it suitable for multiplexed or single-channel high-speed acquisition. Its integrated reference buffer eliminates the need for external decoupling on the REFCOMP pin, simplifying layout. At the architectural level, the LTC2313HTS8-14 uses a charge-redistribution SAR core with an internally compensated reference buffer. The internal reference is trimmed to 2.5 V nominal with 20 ppm/°C maximum drift, providing ±0.2 % initial accuracy across temperature. The SAR core delivers one conversion per 16 SCK cycles (14 bit plus two dummy bits), and the SCK is independent of the sampling clock, allowing easy interface to MCUs, FPGAs, or DSPs running at any serial clock rate up to ~50 MHz. Typical applications include industrial process control and instrumentation, automotive sensor acquisition (H-grade makes this part ideal for under-hood and chassis systems), medical monitoring and diagnostics, multi-channel data-acquisition systems, battery-powered portable instruments, and loop-powered 4-20 mA sensor transmitters. In each of these, the LTC2313HTS8-14's small footprint, low 5 mA supply current, and wide temperature range make it an attractive precision ADC choice. When designing with this part, place 10 µF ceramic bypass capacitors on VDD and REFCOMP as close to the pins as possible; use a low-impedance ground return for the GND pin; and route the analog inputs (IN+, IN-) as a differential pair with a common-mode bypass cap. The integrated reference eliminates external reference selection headaches but reduces flexibility compared to ADCs with an external reference input. This page synthesizes ADI datasheet figures, distributor pricing as of 2026-10-13, drop-in and pin-compatible alternatives within the SAR ADC family, and practical design guidance not duplicated in the manufacturer datasheet.
LTC2313ITS8-12 - 12-Bit 2.5Msps SAR ADC | Analog Devices
The Analog Devices LTC2313ITS8-12 is a 12-bit, 2.5Msps serial sampling successive approximation register (SAR) analog-to-digital converter that draws only 5 mA from a single 3 V or 5 V supply and is housed in a compact 8-pin TSOT-23 package. A SAR ADC (Successive Approximation Register Analog-to-Digital Converter) is a type of Nyquist-rate data converter that uses a binary search algorithm against an internal DAC to digitize an analog input in N conversion cycles, where N is the resolution in bits. SAR ADCs occupy the middle tier of the ADC taxonomy - faster than integrating/dual-slope ADCs but slower than pipeline ADCs - and are prized for their zero-latency single-shot conversion, low power consumption, and excellent DC accuracy, which together make them the dominant architecture for industrial process control, instrumentation, and multi-channel multiplexed data-acquisition systems. Key specifications of the LTC2313ITS8-12 include 12-bit resolution, 2.5 Msps sampling rate, 5 mA typical supply current at 3 V, an integrated low-drift (20 ppm/°C maximum) reference and reference buffer, and a high-speed SPI-compatible serial interface. The wide supply range of 2.7 V to 5.5 V simplifies power-tree design across 3.3 V and 5 V analog rails, while the tiny TSOT-23-8 footprint enables placement adjacent to sensors or multiplexers without long analog traces. At the architectural level, the device pairs an internal capacitive charge-redistribution DAC with a precision on-chip bandgap reference, eliminating the need for an external reference in cost-sensitive applications. The integrated reference buffer presents a low-impedance source to the DAC during each bit trial, preserving linearity at the 2.5 Msps conversion rate. Latency is exactly one conversion cycle, which is essential for multiplexed systems that must capture synchronous events. Typical applications include portable and battery-powered instrumentation, multiplexed data-acquisition front-ends, industrial process control loops, optical module monitoring, and low-cost general-purpose analog monitoring. The combination of small package and integrated reference suits high-channel-count PCBs where board area and BOM count are critical. When designing with this part, observe the manufacturer datasheet's guidance on input drive amplifier bandwidth (settling time must be <160 ns at 2.5 Msps), reference decoupling, and PCB layout for the exposed thermal pad. A 1 µF X7R bypass capacitor placed within 3 mm of the REF pin is recommended to absorb reference transient currents. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet.
LTC2314CTS8-14 - 14-Bit 4.5Msps SAR ADC | Analog Devices
The Analog Devices LTC2314CTS8-14 is a 14-bit, 4.5Msps, serial sampling successive approximation register (SAR) analog-to-digital converter that draws only 6.2 mA from a wide-range analog supply adjustable from 2.7V to 5.25V, housed in a compact 8-pin TSOT-23 package. A SAR ADC is a type of analog-to-digital converter that uses a binary search algorithm through an internal capacitive DAC to converge on the input voltage in one conversion cycle per output bit. SAR ADCs offer an excellent trade-off between speed, resolution, and power consumption, making them the converter of choice for multiplexed data acquisition, motor control feedback, and instrumentation front-ends where deterministic latency and single-shot accuracy are required. The LTC2314-14 family represents the high-speed, low-power tier of this architecture, with sample rates in the multi-Msps range and current draws measured in single-digit milliamps. Key features of the LTC2314CTS8-14 include an integrated bandgap reference and reference buffer delivering 20 ppm/°C maximum drift, an SPI-compatible serial interface supporting 1.8V/2.5V/3V/5V logic levels, and dedicated nap and sleep modes for additional system-level power optimization. The wide 2.7V to 5.25V analog supply range allows the converter to be powered directly from common 3.3V or 5V rails without an additional LDO, simplifying BOM count and PCB area. Technically, the device combines a high-impedance differential input structure with internal clock generation, eliminating the need for an external ADC clock in most applications. Its low aperture jitter and 14-bit no-missing-codes performance make it well suited for precision measurement loops. The integrated reference buffer drives the internal DAC directly, which preserves INL/DNL performance across the full sample-rate range. Typical applications include multiplexed data acquisition systems, high-speed isolated voltage monitoring, optical module photodiode readout, and portable medical instrumentation. The TSOT-23-8 footprint enables placement adjacent to sensors, minimizing analog trace length and noise pickup. When designing with this part, bypass the analog and reference pins with 10 µF and 0.1 µF ceramic capacitors placed as close to the IC as possible, and route the serial clock (SCK) and chip select (CS) away from analog inputs to preserve SNR. According to Analog Devices datasheet 231414fa, the device achieves specified INL/DNL only when the analog supply is decoupled with the recommended capacitor network. This page synthesizes distributor pricing from DigiKey and Mouser, drop-in pin-compatible alternatives from the same SAR ADC family, and practical PCB design guidance that is not consolidated in the manufacturer datasheet.
LTC2314HTS8-14 - 14-bit 4.5Msps Serial SAR ADC | Analog Devices
The Analog Devices LTC2314HTS8-14 is a 14-bit, 4.5Msps, single-channel serial sampling successive-approximation-register (SAR) analog-to-digital converter housed in an 8-pin TSOT-23 package. It operates from a single 2.7V to 5.25V analog supply, draws only 6.2 mA during conversion, and integrates a low-noise bandgap reference plus reference buffer with a 20 ppm/°C maximum temperature drift. A SAR ADC is a type of data converter that uses a binary-search algorithm against an internal capacitive array, producing a deterministic single-shot conversion with no latency and strong transient behaviour. SAR ADCs are widely preferred for multiplexed-channel, motor-control, and precision-instrumentation applications because they offer true 14-bit no-missing-code performance, simple serial LVDS-like SCK/MISO interfacing, and intrinsic immunity to pipeline latency. The LTC2314HTS8-14 belongs to the broader category of analog-to-digital converters (ADCs), which sit between the analog front end (sensors, amplifiers, filters) and the digital processor, forming the data-acquisition bridge of any mixed-signal system. Key differentiating specifications include 4.5 Msps throughput, an integrated 2.048 V (or externally overridable) low-drift reference, 14-bit guaranteed no-missing-code linearity, and a wide -40°C to +125°C automotive (H-grade) operating temperature range. The wide analog supply range (2.7V to 5.25V) permits direct connection to 3.3V or 5V system rails without level shifters. The TSOT-23-8 footprint occupies only 2.9 mm × 2.8 mm of PCB area, making the part suitable for high-density data-acquisition boards. The device employs a charge-redistribution SAR core driven by an internal oscillator, with a 3-wire SPI-compatible serial interface (SCK, SDO, CNV) that can be daisy-chained across multiple devices. Conversion latency is one CNV rising edge, and digital power consumption scales linearly with sample rate, enabling energy-proportional acquisition. The architecture delivers true 14-bit DC performance with low integral nonlinearity and low noise at full speed, supporting both high-speed multiplexed and high-precision single-channel designs. Typical applications include multiplexed data-acquisition systems, automotive sensor interfaces (strain-switches, thermocouples, RTDs), motor control current and position loops, portable and battery-powered instrumentation, and process-control front ends. The integrated reference reduces external BOM while the small footprint enables compact analog modules. When designing with the LTC2314HTS8-14, place the 10 µF input bypass capacitor within 5 mm of the VDD pin and route the SCK, SDO, and GND traces as short as possible to minimize digital coupling. Because the part uses an internal oscillator, the SCK frequency tracks the conversion rate; if the host cannot keep up, the part enters a self-clocked mode and the conversion completes automatically. This page consolidates distributor stock, drop-in equivalents from the LTC231x/LTC23xx family, and design notes drawn from the Analog Devices datasheet, presenting a self-contained selection reference unavailable from any single distributor product page.
LTC2315CTS8-12 - 12-Bit 5Msps Serial SAR ADC, TSOT-23-8 | ADI
The Analog Devices LTC2315CTS8-12 is a 12-bit, 5Msps, serial sampling SAR analog-to-digital converter that draws only 6.4 mA from a single wide-range analog supply adjustable from 2.7 V to 5.25 V, housed in an 8-pin TSOT-23 package. It integrates an internal bandgap reference with 20 ppm/°C maximum drift and an integrated reference buffer, eliminating external reference components and shrinking PCB area. The LTC2315-12 achieves 72.6 dB SINAD and -84 dB THD at the Nyquist frequency, making it well suited to compact, low-power, high-speed instrumentation. What is a SAR ADC? A successive-approximation-register analog-to-digital converter (SAR ADC) samples an analog input and converts it to a digital code through a binary-search algorithm performed by a precision DAC, comparator, and successive-approximation register. SAR ADCs sit within the broader ADC hierarchy: ADC -> Nyquist-rate ADC -> SAR ADC -> data converter IC -> signal chain semiconductor. They are favored for their deterministic latency, lack of pipeline delay, low power consumption, and excellent DC accuracy at moderate to high sampling rates up to several MSPS. The LTC2315-12 features a high-speed SPI-compatible serial interface that supports 1.8 V, 2.5 V, 3 V, and 5 V logic, enabling direct connection to low-voltage FPGAs, microcontrollers, and DSPs without level shifters. Both nap and sleep power-down modes further reduce system power between conversions. Its sample-rate-to-power ratio makes the part ideal for compact battery-powered and high-speed acquisition systems where the analog front end must not dominate the power budget. Architecture is built around a charge-redistribution capacitive DAC core with internal sample-and-hold, an on-chip 2.5 V bandgap reference buffered through a low-noise amplifier, and a flexible SCK/MOSI/MISO-compatible serial port that supports daisy-chaining. The wide supply range lets the part ride directly off a 3.3 V or 5 V analog rail, simplifying power-tree design in mixed-signal boards. Typical applications include portable instrumentation, multiplexed data acquisition, industrial process control, optical networking monitoring loops, and high-speed sensor signal conditioning. The TSOT-23-8 footprint supports space-constrained designs such as handheld oscilloscope probes, motor control feedback paths, and medical patient-monitoring front ends. When designing with this ADC, place the supply decoupling capacitors (typically 10 µF tantalum in parallel with 0.1 µF ceramic) within 5 mm of the OVDD and AVDD pins to maintain noise-free reference voltage. Drive REFIN low only when the internal reference is used; otherwise apply an external low-noise reference for highest DC accuracy. This page synthesizes distributor pricing, drop-in alternative listings, and practical design notes not found in the manufacturer datasheet, giving engineers a faster path from part selection to prototype.
LTC2315HTS8-12 - 12-Bit 5Msps SAR ADC in TSOT-23 | Analog Devices
The Analog Devices LTC2315HTS8-12 is a 12-bit, 5 Msps, serial sampling successive-approximation-register (SAR) analog-to-digital converter that consumes only 6.4 mA from a 2.7 V to 5.25 V analog supply, packaged in a compact 8-pin TSOT-23 (SOT-23-8). It integrates a precision bandgap reference and a high-performance reference buffer to deliver a low-cost, space-saving data acquisition solution with a maximum 20 ppm/°C reference drift. A SAR ADC (Successive Approximation Register Analog-to-Digital Converter) is a type of data converter that uses a binary search algorithm through an internal capacitive DAC to digitize an analog input one bit at a time per clock cycle. SAR ADCs sit within the broader ADC family -> data converters -> mixed-signal ICs -> signal chain ICs -> semiconductors, and are valued for their deterministic latency, low power, and excellent DC accuracy at moderate sampling rates. Key performance attributes include 72.6 dB SINAD and -84 dB THD, a wide-input true-sampling front end that eliminates the need for an external buffer amplifier, and nap/sleep power-down modes that cut supply current during idle intervals. The device also features a high-speed SPI-compatible serial interface that natively supports 1.8 V, 2.5 V, 3 V, and 5 V logic levels, allowing direct connection to modern microcontrollers, DSPs, and FPGAs without level shifters. The LTC2315-12 uses a charge-redistribution SAR architecture with a proprietary input structure that achieves both single-ended unipolar and true-differential sampling modes. The integrated reference buffer sources and sinks transient current demanded by the internal DAC, maintaining a stable reference voltage during bit trials and minimizing conversion-to-conversion variation. This architecture delivers consistent AC and DC performance across the full 2.7 V to 5.25 V supply range, making it tolerant of unregulated rails in battery-powered designs. Typical applications include high-speed data acquisition front ends, industrial process control loops, motor control position feedback, portable and battery-powered instrumentation, optical networking signal monitoring, and medical imaging front-end digitizers. The wide analog supply range allows direct connection to 3.3 V or 5 V system rails, while the 1.8 V-compatible digital interface simplifies integration with low-voltage controllers. When designing with the LTC2315HTS8-12, place the 10 µF bypass capacitor directly on the VDD pin and use a short, low-inductance ground return to keep reference noise from coupling into the analog input. The internal reference is sufficient for most applications, but designers seeking the lowest drift can overdrive REFIN with an external low-noise reference such as the LT6656. This page synthesizes distributor pricing, drop-in ADC alternatives, and practical PCB-level design notes that complement - but do not replace - the manufacturer datasheet.
LTC2320CUKG-16 - 16-Bit Octal 1.5Msps/Ch SAR ADC | Analog Devices
The Analog Devices LTC2320CUKG-16 is a low-noise, high-speed octal 16-bit successive approximation register (SAR) analog-to-digital converter with eight differential input channels capable of simultaneous sampling at 1.5 Msps per channel, housed in a 52-pin QFN (7x8 mm) package. The device operates from a single 3.3V or 5V supply, supports an 8 V_P-P differential input range, and achieves ±2 LSB INL (typical), no missing codes at 16 bits, and 82 dB SNR. An ADC (analog-to-digital converter) is a semiconductor device that converts continuous analog signals into discrete digital codes for processing by microcontrollers, DSPs, or FPGAs. Within the broader data-converter hierarchy, the LTC2320CUKG-16 belongs to the SAR ADC family, which excels at high-speed multi-channel acquisition with deterministic latency and low power consumption compared to delta-sigma or pipeline architectures. The octal simultaneous-sampling topology makes it especially well suited to multi-axis systems where phase alignment between channels is critical. Key features include an on-board low-drift (20 ppm/°C max) 2.048V or 4.096V temperature-compensated internal reference, wide input common-mode range for high CMRR, an SPI-compatible serial interface for data readback and configuration, and single-supply operation that simplifies system power design. The combination of 1.5 Msps/ch throughput and 16-bit resolution enables high-fidelity digitization of fast transient signals while preserving DC accuracy. Architecturally, each of the eight channels employs an independent capacitive SAR core with dedicated track-and-hold, sharing a common precision reference and clock distribution network. The internal reference eliminates the need for an external ADR4xx device, reducing BOM cost and PCB area. The simultaneous-sampling architecture preserves inter-channel phase relationships, which is essential for beamforming, power-converter phase control, and vibration analysis. Typical applications include multichannel data acquisition systems, phased-array sonar and radar digitizers, three-phase power-line monitoring, medical imaging front ends, and industrial vibration analysis. The differential inputs and high CMRR also suit motor-control feedback loops where switching noise must be rejected. When designing with this part, ensure that the 52-pin QFN exposed pad is soldered to a sufficient ground plane for thermal dissipation, and place the input RC networks close to each analog input pin to preserve AC performance. Decouple AVDD and DVDD separately with 10 µF and 0.1 µF ceramic capacitors placed as close as possible to the supply pins. This page synthesizes distributor pricing, same-brand drop-in alternatives, and practical design notes not found in the manufacturer datasheet, giving engineers a single concise reference for evaluation and procurement.
LTC2321CUFD-12 - Dual 12-Bit+Sign 2Msps SAR ADC | ADI
The Analog Devices LTC2321CUFD-12 is a low-noise, high-speed dual 12-bit + sign successive approximation register (SAR) analog-to-digital converter (ADC) with two differential inputs and a wide input common-mode range, offered in a 28-lead QFN (4 mm x 5 mm) package. Operating from a single 3.3 V or 5 V supply, the part accepts an 8 Vp-p differential input swing, supporting direct interface with high-voltage signals without front-end signal conditioning. The two simultaneously sampling channels each deliver up to 2 Msps throughput, making the part a true dual-channel simultaneous-sampling SAR ADC. A successive-approximation-register (SAR) ADC is a precision converter architecture that performs a binary search on the analog input each conversion cycle, converting in a single clock step per bit (N+1 clocks for an N-bit result). Compared with sigma-delta and pipeline architectures, SAR converters offer deterministic latency, excellent DC linearity, low power consumption, and no pipeline delay, which makes them the preferred topology for multiplexed data acquisition, control loops, and multi-phase power monitoring where time-domain accuracy matters as much as raw sample rate. The LTC2321-12 family integrates a precision internal reference and reference buffer, two high-bandwidth differential track-and-hold front ends, and a flexible CMOS/ LVDS-compatible serial LVDS interface. The differential inputs accept rail-to-rail common-mode swings, allowing the ADC to digitize signals riding on a wide range of DC bias points. An external reference option is also supported. The wide common-mode range eliminates the need for level-shifting op-amps ahead of the ADC in many industrial and instrumentation designs. Designed for low noise and high dynamic performance, the LTC2321CUFD-12 targets demanding applications such as industrial process control, multi-phase motor current sensing, high-speed data acquisition systems, medical imaging front ends, and ATE (automatic test equipment) signal capture. The dual simultaneous-sampling channels are particularly valuable in three-phase power monitoring, where two phase currents must be sampled at the exact same instant to compute instantaneous power without phase-skew error. When designing with this ADC, place the analog input RC network as close as possible to the IN+ / IN- pins to minimize charge kickback, and follow the manufacturer's recommended reference decoupling scheme. Use a low-jitter LVDS clock source for the conversion clock to avoid degrading SNR. The internal reference settles in a few milliseconds after power-up - allow adequate wake-up time before triggering conversions.
LTC2321CUFD-16 - 16-Bit 2Msps Dual SAR ADC | Analog Devices
The Analog Devices LTC2321CUFD-16#PBF is a low-noise, high-speed dual 16-bit successive approximation register (SAR) analog-to-digital converter with differential inputs and wide input common-mode range, housed in a 28-pin QFN (4x5 mm) package. It operates from a single 3.3V or 5V supply and supports an 8VP-P differential input range, delivering up to 2 Msps per channel. The converter achieves ±4 LSB INL typical, no missing codes at 16 bits, and 81 dB SNR. An SAR ADC is a successive approximation register analog-to-digital converter, a type of data converter that resolves a sampled analog input one bit at a time using a binary-search process. SAR ADCs sit inside the broader ADC category (alongside pipelined, delta-sigma, and flash architectures) within the data-converter product family, which itself falls under signal chain ICs in power management and signal management ICs. The dual-channel SAR topology makes the LTC2321CUFD-16 well suited to applications that demand low latency, deterministic sampling, and excellent DC accuracy without the cycle-latency tradeoffs of delta-sigma converters. Key features include an on-board low-drift 2.048 V or 4.096 V temperature-compensated internal reference (20 ppm/°C max), true-differential inputs with very low crosstalk, wide common-mode input range, and CMOS/serial LVDS interface options. The internal reference removes an external component and simplifies BOM, while the 8VP-P true-differential input range allows direct connection to ±10V-class signals when scaled through a front-end attenuator. The 28-QFN (4x5) package enables compact multi-board layouts where channel density matters. Typical applications include industrial process control and instrumentation, multichannel data acquisition systems, medical imaging front-ends, automated test equipment (ATE), and motor control feedback loops. The dual-channel architecture reduces board area when sampling multiple sensors, while the 2 Msps rate supports encoder feedback and vibration monitoring. When designing with this device, allocate adequate layout area for the exposed pad thermal connection and place the internal reference bypass capacitor close to the REF pin. Verify the supply decoupling network meets the datasheet requirement of a low-ESR 10 µF plus 0.1 µF ceramic combination on AVDD/DVDD to avoid degraded SNR.
LTC2321HUFD-12 - Dual 12-Bit+Sign SAR ADC | Analog Devices
The Analog Devices LTC2321HUFD-12 is a low-noise, high-speed dual 12-bit plus sign successive approximation register (SAR) analog-to-digital converter with differential inputs and a wide input common-mode range, operating from a single 3.3V or 5V supply, delivered in a 28-pin QFN (4x5) package with exposed pad. The device supports an 8VP-P differential input range, dual simultaneous sampling channels, and 2 Msps throughput per channel. A successive approximation register (SAR) ADC is a converter architecture that resolves the analog input one bit per internal clock cycle using a binary search through a capacitive DAC network. SAR ADCs are valued for their deterministic latency, lack of pipeline delay, and excellent DC accuracy, sitting in the converter family alongside flash, pipeline, and sigma-delta ADCs as the preferred choice for multiplexed data acquisition, industrial control loops, and motor control where deterministic per-sample timing matters. Key features of the LTC2321HUFD-12 include 2 Msps per channel simultaneous sampling, 12-bit plus sign resolution (effectively 13-bit dynamic range on bipolar inputs), differential inputs supporting 8VP-P true bipolar swings, internal 20ppm/1.4V reference, and a serial SPI/LVDS interface for digital output. The wide input common-mode range simplifies front-end signal conditioning when digitizing signals riding on top of varying DC offsets. Technically, the LTC2321-12 family uses a charge-redistribution capacitive DAC core with on-chip reference buffer, achieving low aperture jitter and high SNR across the input common-mode range. Internal dithering and a high-speed comparator ratio mask integral non-linearity (INL), which is essential when digitizing small signals where DNL-induced missing codes would distort measurements. Typical applications include motor control phase current sensing, multi-channel data acquisition systems, industrial process control, optical networking receivers, and instrumentation front-ends. The dual synchronous sampling makes it ideal for three-phase power conversion where two phase currents must be captured at exactly the same instant. Design consideration: provide a clean low-impedance analog ground plane, place the input RC anti-alias network within 5 mm of each input pin, and bypass VDD with a 10 uF ceramic plus 0.1 uF decoupling pair to keep digital switching transients out of the analog front-end. This page synthesizes distributor pricing, parametric alternatives, and practical design notes drawn from the Analog Devices LTC2321 datasheet family, distilled into a single reference for engineers evaluating a dual-channel 2 Msps SAR ADC for precision measurement applications.
LTC2321HUFD-16 - 16-Bit Dual SAR ADC, 2Msps, 28-QFN | ADI
The Analog Devices LTC2321HUFD-16 is a low-noise, high-speed dual 16-bit successive approximation register (SAR) analog-to-digital converter with differential inputs, wide input common-mode range, and an on-board temperature-compensated reference. Operating from a single 3.3V or 5V supply, the device delivers 2 Msps throughput per channel across two simultaneous sampling channels in a 28-pin QFN (4x5) package. What is a SAR ADC? A successive approximation register analog-to-digital converter is a type of ADC that performs a binary search through successive bit trials to digitize an analog input. SAR ADCs sit in the ADC hierarchy as: SAR ADC -> Nyquist-rate ADC -> data converter -> mixed-signal IC -> semiconductor. They are prized for excellent DC accuracy, low latency, deterministic latency, and very low power consumption relative to their throughput, which is why SAR ADCs dominate multi-channel precision data-acquisition front ends. Key features of the LTC2321HUFD-16 include a wide 8 V_P-P differential input range, ±4 LSB typical INL with no missing codes at 16 bits, 81 dB SNR, and a low-drift (20 ppm/°C max) on-board reference that is pin-selectable between 2.048 V and 4.096 V. The serial LVDS-compatible interface reduces digital noise coupling on the board while enabling fast data transfer to an FPGA or DSP. The H-grade version operates over the extended industrial temperature range and supports an automotive temperature grade, simplifying qualification for harsh-environment designs. Architecturally, the LTC2321HUFD-16 uses a capacitive charge-redistribution DAC for the SAR conversion and integrates the reference, reference buffer, and input drivers on-die. This reduces external BOM count and minimizes the analog front-end complexity. Each ADC channel has its own dedicated sampling network, allowing true simultaneous sampling at multi-phase, which is critical for phase-coherent measurements such as quadrature demodulation in software-defined radio. Typical applications include industrial process control and data acquisition, software-defined radio baseband I/Q digitization, motor control feedback loops, automotive sensor signal chains, medical instrumentation, and multichannel precision test equipment. The wide common-mode range makes it suitable for directly digitizing signals from bridge sensors, current shunts, and photodiode front-ends without additional level shifting. When designing with this device, route analog and digital grounds separately, place the bypass capacitors as close to the supply pins as possible, and treat the LVDS interface traces as a 100-ohm differential pair with controlled impedance. Always consult the ADI datasheet for the recommended layout and the reference decoupling network. This page synthesizes distributor pricing, drop-in alternative analysis, and practical design guidance not found in the manufacturer datasheet, providing an engineering-focused reference for selecting, sourcing, and implementing the LTC2321HUFD-16 in production designs.
LTC2321IUFD-12 - Dual 12-Bit+Sign 2Msps SAR ADC | Analog Devices
The Analog Devices LTC2321IUFD-12 is a low-noise, high-speed dual 12-bit + sign successive approximation register (SAR) analog-to-digital converter with differential inputs and a wide input common-mode range, packaged in a 28-lead 4x5 mm QFN (UFD). Operating from a single 3.3V or 5V supply, the device delivers 2 Msps per channel with zero cycle latency, making it well suited for simultaneous-sampling multi-channel signal chains. An SAR ADC is a successive approximation register analog-to-digital converter that performs a binary search through an internal DAC to digitize an analog input in N conversion cycles. SAR converters occupy the middle ground between slow but precise delta-sigma ADCs and very fast but pipeline-limited flash ADCs, combining low latency, deterministic throughput, and excellent DC accuracy. Within the broader signal-chain taxonomy, the LTC2321IUFD-12 sits under: ADC -> data converter -> mixed-signal IC -> semiconductor. It is part of Analog Devices' LTC2321 family, which shares a common 28-QFN (4x5) footprint across 12-bit, 14-bit, and 16-bit resolutions. Key specifications include an 8V peak-to-peak differential input range, 73 dB SNR, ±0.5 LSB INL (typical), no missing codes at 12 bits, and an onboard 20 ppm/°C max low-drift 2.048V or 4.096V temperature-compensated reference. The high-speed SPI-compatible serial interface supports both single-ended CMOS and LVDS modes, giving the part flexible data-link options for FPGA, DSP, and MCU hosts. The wide common-mode range simplifies front-end signal conditioning and supports high-CMRR designs. Typical applications include motor control and phase-current sensing, multi-axis position encoders, simultaneous-sampling data-acquisition front-ends, and high-speed instrumentation. Its dual-channel architecture with matched sampling eliminates inter-channel skew for control loops that require phase-accurate measurements. When designing with the LTC2321IUFD-12, choose the 3.3V or 5V supply carefully to match the LVDS or CMOS I/O domain of the host. Decouple the AVDD and REFCAP pins locally with low-ESR ceramic capacitors, and route the analog and digital grounds using a star-ground or split-plane technique to minimize coupling of digital switching noise into the analog front end. This page synthesizes distributor pricing, drop-in alternatives drawn from the same 28-QFN family, and practical design notes not found in the manufacturer datasheet, giving engineers a one-stop engineering reference for the LTC2321IUFD-12.
LTC2321IUFD-14 - 14-Bit+Sign Dual 2Msps SAR ADC | ADI
The Analog Devices LTC2321IUFD-14 is a low-noise, high-speed dual 14-bit + sign successive approximation register (SAR) analog-to-digital converter with differential inputs and wide input common-mode range. Operating from a single 3.3V or 5V supply, the part achieves ±1LSB INL over an 8VP-P differential input range and supports throughput rates up to 2Msps per channel, packaged in a 28-pin QFN (4x5) with exposed pad. An SAR ADC is a successive-approximation converter that uses a binary-search algorithm against an internal DAC to digitize an input voltage in N conversion cycles for an N-bit code. SAR ADCs sit in the data-converter hierarchy below pipelined and delta-sigma ADCs but offer deterministic latency, low latency per conversion, and low power consumption - well suited for multiplexed multi-channel systems where each channel must be sampled at known, fixed time intervals. Key features include ±1LSB INL (max), 73dB SNR at 1Msps, an internal 20ppm/°C reference, and a serial SPI/LVDS digital interface with echo clock. The differential inputs provide wide common-mode rejection, making the device robust in noisy industrial environments where ground bounce is present. The 28-QFN (4x5) exposed pad reduces thermal resistance to about 28°C/W, allowing sustained 2Msps operation without external heatsinking. Internally, the LTC2321-14 uses two matched sample-and-hold amplifiers feeding independent SAR cores that share a single bandgap reference. Digital I/O supports both standard SPI and low-voltage differential signaling (LVDS) for noise-immune clock and data lines when paired with an FPGA. Internal dithering techniques flatten the noise floor and improve spurious-free dynamic range. Typical applications include multichannel data acquisition systems, motor control current sensing, biomedical instrumentation, and industrial process control. The wide 8VP-P input range lets the LTC2321IUFD-14 directly digitize +/-10V-referred signals after a simple resistor-divider scaling stage, eliminating an instrumentation-front-end in many designs. When designing with this ADC, keep analog input traces short and matched, decouple VDD with a 10µF ceramic + 1µF X7R pair, and tie the exposed pad to a clean analog ground plane. Note that the LTC2321IUFD-14 is graded for the -40°C to +85°C industrial range; choose LTC2321HUFD-14 for the -40°C to +125°C automotive grade. This page synthesizes distributor pricing, drop-in and pin-compatible alternatives, and practical design guidance beyond what the manufacturer datasheet alone provides - useful when the LTC2321IUFD-14 is approaching obsolescence and you need a sourcing or replacement plan.
LTC2323HUFD-16 - Dual 16-Bit 5Msps SAR ADC | Analog Devices
The Analog Devices LTC2323HUFD-16 is a low-noise, high-speed dual 16-bit successive approximation register (SAR) analog-to-digital converter with differential inputs and a wide input common-mode range. Operating from a single 3.3V or 5V supply, the LTC2323HUFD-16 supports an 8V_P-P differential input range and achieves ±4LSB INL maximum with 5Msps per channel throughput. The H-grade device is specified over the -40C to +125C automotive/industrial temperature range and is housed in a 28-lead 4mm x 5mm QFN package with exposed pad. An ADC (analog-to-digital converter) is an integrated circuit that samples a continuous analog voltage and converts it into a discrete digital code. SAR (successive-approximation-register) ADCs use a binary-search algorithm with an internal DAC and comparator to resolve N bits in N clock cycles, trading speed for very low power and deterministic latency. Within the broader taxonomy, the LTC2323-16 belongs to the high-speed precision SAR converter family, itself a subset of data-converter ICs, which sit inside the signal-conditioning block of mixed-signal acquisition systems. Differential-input SAR ADCs like this one reject common-mode noise picked up on long sensor or transmission-line runs. Key features include an onboard low-drift (20 ppm/C maximum) 2.048V or 4.096V temperature-compensated reference, a high-speed SPI-compatible serial interface that supports both CMOS and LVDS modes, and one-cycle latency that simplifies software timing. The wide 8V_P-P differential input range enables high-dynamic-range acquisition with high common-mode rejection, while the internal reference eliminates external reference cost and board area. CMOS or LVDS digital I/O lets the designer trade noise immunity against the number of PCB traces. The architecture combines two matched SAR cores with shared reference and clock generation, allowing simultaneous sampling on both channels without inter-channel skew penalties. The 5Msps per channel rate and one-cycle latency make the part well-suited to multiplexed data-acquisition front-ends, motor-control feedback loops, and multi-axis vibration or sonar arrays where deterministic timing matters. Typical applications include industrial process control and instrumentation, multi-axis motor control, medical imaging front-ends, and automotive sensor acquisition. Differential inputs pair naturally with bridge sensors, current-sense shunts, and active drive signals where common-mode voltage can swing across the supply rails. When designing with this part, place input RC anti-alias networks close to the analog pins and route LVDS pairs with 100-ohm differential impedance. Use the exposed pad as the primary thermal path; an unbroken top-layer ground plane directly under the EP is recommended for full-speed operation across temperature. This page synthesizes distributor pricing, drop-in package-matched alternatives, and practical PCB-layout notes not found in the manufacturer datasheet, giving engineers a single decision-ready reference for selecting and sourcing the LTC2323HUFD-16.
LTC2335CLX-16 - 16-Bit 1Msps 8-Ch SAR ADC | Analog Devices
The Analog Devices LTC2335CLX-16#PBF is a 16-bit, 1 Msps, 8-channel multiplexed successive approximation register (SAR) analog-to-digital converter with differential inputs and a wide common-mode range, supplied in a 48-pin LQFP (7 mm x 7 mm) package. According to the Analog Devices LTC2335-16 datasheet, the device provides SoftSpan configurable true bipolar input ranges of +/-10.24 V, 0 V to 10.24 V, +/-5.12 V, or 0 V to 5.12 V on a per-conversion basis, driven by an internal 2.048 V reference and an internal reference buffer. The LTC2335CLX-16 is the commercial-temperature grade (0 C to +70 C) of the LTC2335-16 family and operates from a single 5 V low-voltage analog supply plus flexible high-voltage input supplies. An SAR ADC is a successive-approximation-register analog-to-digital converter, a class of precision converter that uses an iterative binary-search algorithm against an internal DAC to resolve one conversion in N cycles for an N-bit result. Within the broader ADC taxonomy, the LTC2335CLX-16 sits in the precision low-noise multichannel SAR ADC sub-category, itself a member of the data-converter family and signal-chain semiconductor hierarchy used in industrial, instrumentation, and test-and-measurement equipment. Key specifications include 16-bit resolution with no missing codes, 1 Msps throughput on a single channel, eight analog input channels with software-selectable channel sequencing, an 8.192 V p-p differential input range on its highest span, and integrated reference and reference buffer. The wide common-mode input range simplifies direct connection to bridges, thermocouples, and current-sense amplifiers without external level shifters. The converter architecture combines a capacitive charge-redistribution DAC, an internal low-drift reference, and an input analog front end that supports true bipolar signals in software rather than via external front-end circuitry, reducing BOM area. Typical integral non-linearity is approximately 1 LSB with excellent AC performance at lower output rates. Typical applications include multi-channel industrial process control, multiplexed data-acquisition front ends, instrumentation and test equipment, optical-module monitoring, and power-supply supervisory boards. The combination of 1 Msps speed and 8-channel input multiplexer makes it a strong fit for any application that scans multiple sensors or rails in a single chip. When designing with the LTC2335CLX-16, ensure adequate decoupling on both the 5 V analog and high-voltage input supplies and keep the analog ground return paths short and direct. For noise-critical designs, average multiple conversions to further reduce effective input-referred noise. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes not consolidated in the manufacturer datasheet alone.
LTC2335HLX-16 - 16-Bit, 1Msps 8-Ch SAR ADC | Analog Devices
The Analog Devices LTC2335HLX-16 is a 16-bit, low-noise, 8-channel multiplexed successive approximation register (SAR) analog-to-digital converter with differential, wide common-mode range inputs, sampling at 1 Msps, and housed in a 48-pin LQFP (7x7) package. The device operates from a 5 V low-voltage supply and flexible high-voltage supplies while using an internal reference, providing differential input ranges of ±10.24 V with ±1 LSB INL and no missing codes at 16-bit resolution. What is a SAR ADC? A successive approximation register analog-to-digital converter is a precision ADC architecture that uses a binary search algorithm to convert an analog input to a digital code over N clock cycles. SAR ADCs sit within the hierarchy of ADC types as the mid-speed, mid-resolution choice — faster than delta-sigma but lower power than pipelined — and they are favored for multiplexed multi-channel data acquisition because they settle quickly between conversions. Key features of the LTC2335HLX-16 include 94.4 dB SNR, ±1 LSB INL guaranteed, no missing codes at 16 bits, an internal precision reference, wide common-mode input range, and flexible SoftSpan input ranges configurable per channel. The integrated 8-to-1 analog input multiplexer with channel-by-channel range selection makes it ideal for systems requiring dynamic range across multiple sensor or signal inputs. From an architectural perspective, the LTC2335-16 family uses a charge-redistribution DAC array driven by a SAR engine, achieving 16-bit deterministic latency. The wide common-mode input range simplifies front-end signal conditioning when digitizing differential signals riding on high-voltage rails — a common requirement in industrial control, power-line monitoring, and instrumentation front ends. Typical applications include multichannel data acquisition systems, programmable logic controllers, industrial process control, power-line monitoring, and instrumentation requiring wide dynamic range across multiple input channels. The 1 Msps throughput combined with eight input channels makes it attractive for simultaneous-sampling-adjacent designs and time-multiplexed high-voltage measurement systems. When designing with this device, place the bypass capacitors directly adjacent to the analog and reference supply pins. Decouple the OVDD logic supply separately from the analog supplies, and respect the absolute maximum ratings on analog inputs to avoid latch-up. This page consolidates distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet, with all data cross-referenced against the LTC2335-16 datasheet.
LTC2335HLX-18 - 18-Bit 1Msps 8-Ch SAR ADC | Analog Devices
The Analog Devices LTC2335HLX-18 is an 18-bit, 1 Msps, 8-channel multiplexed successive approximation register (SAR) analog-to-digital converter with differential inputs and a wide common-mode range, housed in a 48-pin LQFP (7x7 mm) package. It accepts input ranges of ±10.24 V, 0 V to 10.24 V, ±5.12 V, or 0 V to 5.12 V on a per-conversion basis via the SoftSpan interface, and delivers ±3 LSB INL, no missing codes at 18-bit resolution, and 96.7 dB SNR. The 'H' speed grade in this order code designates the 1 Msps sampling rate. A SAR ADC is a successive approximation register analog-to-digital converter that performs a binary search against the analog input using an internal DAC. Each conversion takes N clock cycles for an N-bit result, making SAR ADCs well-suited to multiplexed multi-channel systems because they offer low latency, deterministic throughput, and zero pipeline delay. The LTC2335HLX-18 sits within the data-converter hierarchy as: SAR ADC -> ADC -> data converter -> signal chain IC -> semiconductor. Key features include 8 software-selectable input channels, pin-selectable SPI CMOS (1.8 V to 5 V) and LVDS serial interfaces, an internal 2.048 V or 4.096 V reference with buffer, 118 dB CMRR, and a 5 V analog supply plus flexible high-voltage analog supplies for the input stage. These features allow a single ADC to digitize multiple sensor rails without external signal conditioning. The architecture combines an 8-to-1 analog input mux, a charge-redistribution 18-bit CDAC, an internal low-drift reference, and an LVDS/CMOS digital engine. Pin-configurable SoftSpan input ranges let the same ADC handle true bipolar ±10 V signals alongside unipolar 0-5 V signals, eliminating external ranging amplifiers in most PLC, ATE, and industrial data-acquisition boards. Typical applications include industrial process control and PLC analog modules, automated test equipment (ATE) and instrumentation, multi-channel data acquisition systems, medical imaging front ends, and high-end vibration or seismic monitoring where wide dynamic range and high channel density are required. When designing with this device, ensure the analog and digital grounds are tied at a single point near the ADC, place the 10 µF bypass capacitor close to the REFIN pin, and use controlled-impedance routing for the LVDS lines if the LVDS interface is selected. The LVDS mode supports higher throughput at long trace lengths, while CMOS mode simplifies low-channel-count designs. This page synthesizes distributor pricing, 48-pin LQFP drop-in alternatives, design notes, and AEO-optimized comparison data not consolidated on the manufacturer datasheet, helping engineers accelerate multi-channel precision data-acquisition design and second-source decisions.
LTC2335ILX-16 - 16-Bit 1Msps 8-CH SAR ADC | Analog Devices
The Analog Devices LTC2335ILX-16 is a 16-bit, 1 Msps, 8-channel differential successive approximation register (SAR) analog-to-digital converter with wide common-mode input range, integrated precision reference and reference buffer, housed in a 48-lead LQFP (7x7 mm) package. The SoftSpan architecture accepts ±10.24 V, 0 V to 10.24 V, ±5.12 V, or 0 V to 5.12 V true bipolar or unipolar input spans on a conversion-by-conversion basis. Operating from a single 5 V low-voltage supply with flexible high-voltage supplies, the device achieves 16-bit no-missing-codes performance and is specified over the industrial -40 °C to +85 °C temperature range. A SAR ADC is a successive approximation register analog-to-digital converter, a converter architecture that uses a binary-search algorithm against an internal DAC to resolve each sample in N clock cycles. SAR ADCs sit in the broader hierarchy: ADC -> data converter -> mixed-signal IC -> signal chain IC. The LTC2335ILX-16 family specifically belongs to the multiplexed, high-impedance, wide-common-mode SoftSpan SAR ADC class designed for multi-channel data acquisition systems. Key features include 16-bit resolution with no missing codes, 1 Msps throughput, 8 differential input channels with hardware or sequencer channel selection, per-channel input span switching via SoftSpan, integrated low-drift 2.048 V reference, integrated reference buffer, and a high-speed SPI-compatible serial interface. Internal channel-specific digital averaging modes reduce noise at the expense of throughput. Differential inputs support ±10.24 V true bipolar signals without external front-end signal conditioning. The analog input structure uses charge-balancing switched-capacitor front ends per channel with shared reference and buffer, simplifying PCB layout when measuring multi-channel high-voltage signals. The internal reference and buffer eliminate external components for unipolar and bipolar spans. The SoftSpan interface reconfigures the input range on every conversion, allowing heterogeneous signal conditioning across channels at full 1 Msps aggregate throughput. Typical applications include multi-channel industrial process control and data acquisition, programmable logic controller (PLC) analog input modules, automated test equipment (ATE) and instrumentation, power-line and motor-control voltage monitoring, and any multi-channel precision measurement requiring mixed bipolar and unipolar signal ranges. Designers favor this ADC when 8 differential channels, ±10 V true bipolar operation, and integrated reference reduce BOM and PCB area. Design consideration: ensure the HV supply rail is sized for the largest programmed span; the 5 V low-voltage supply must be a low-noise LDO or ferrite-filtered switching regulator output. PCB layout should keep analog inputs short, symmetric, and routed over a continuous ground plane under the analog side of the IC. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone, enabling faster component selection for multi-channel precision data-acquisition designs.
LTC2335ILX-16#PBF - 16-Bit 1Msps 8-CH SAR ADC | Analog Devices
The Analog Devices LTC2335ILX-16#PBF is a 16-bit, 1 Msps, 8-channel multiplexed successive approximation register (SAR) analog-to-digital converter with differential, wide common-mode range inputs, housed in a 48-pin LQFP (7x7 mm) package. It accepts input spans configurable through Analog Devices' SoftSpan feature up to ±10.24 V, supports input common-mode voltages far beyond the supply rails, and runs from a single 5 V low-voltage supply plus flexible high-voltage analog rails. The internal 2.048 V reference and integrated reference buffer simplify board design by eliminating the need for external precision references in most applications. SAR ADCs like the LTC2335-16 sit in the converter hierarchy as successive-approximation register converters within the broader analog-to-digital converter family, ultimately part of the data-acquisition and signal-chain integrated circuit category. They are widely chosen over flash or pipeline ADCs when designers need a precise, low-latency, deterministic sampling of multi-channel analog signals at moderate-to-high sample rates without the latency or complexity of pipelined architectures. Key features of the LTC2335ILX-16#PBF include 16-bit resolution with no missing codes, 1 Msps throughput on a single channel (or 125 kps aggregate when cycling all eight channels), a wide ±10.24 V true bipolar input range through SoftSpan, 90 dB CMRR at 100 kHz, low 1.3 mA supply current at 1 Msps, and an SPI-compatible serial interface for microcontroller or FPGA data retrieval. The internal reference and buffer trim board complexity to a handful of decoupling capacitors and a single programming word per conversion. Architecturally, the LTC2335-16 pairs a charge-redistribution CDAC with a low-noise comparator and on-chip conversion clock, while an integrated input multiplexer and wide-common-mode front end allow each channel to digitize signals far above or below ground regardless of the supply rail. The SoftSpan configuration lets the designer trade full-scale range against noise for each channel without external resistor networks. Typical applications include industrial process control and multi-channel PLC analog front ends, high-speed multi-axis data acquisition systems, programmable logic controller (PLC) inputs, optical networking monitoring, and medical instrumentation such as patient monitoring front ends. Its bipolar ±10.24 V input range maps directly to industrial ±10 V transducer outputs without external scaling. When using the LTC2335ILX-16#PBF, design the layout to keep the analog and digital grounds separated by a single-point star and provide a low-impedance 5 V AVCC with 1 µF + 0.1 µF decoupling close to the supply pins. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that complement the manufacturer datasheet rather than duplicating it.
LTC2341HUH-16 - Dual 16-Bit 666ksps SAR ADC | Analog Devices
The Analog Devices LTC2341HUH-16 is a 16-bit, low-noise dual-channel simultaneous-sampling successive approximation register (SAR) analog-to-digital converter with differential, wide common-mode-range inputs. Each channel can be independently configured on a conversion-by-conversion basis for soft-span ranges of ±4.096V, 0V to 4.096V, ±2.048V, or 0V to 4.096V. The device operates from a 5V supply, supports an external reference, and integrates an internal reference and buffer; throughput is 666 ksps per channel. It is housed in a 32-pin QFN (5x5 mm) package. According to the Analog Devices LTC2341-16 datasheet, the part supports pin-selectable SPI CMOS (1.8V to 5V) and LVDS serial interfaces, with one or two lanes of CMOS data output selectable to optimize bus width and throughput. A SAR ADC is a type of analog-to-digital converter that uses a successive approximation register and an internal DAC to converge on the input voltage one bit per clock cycle. Compared to delta-sigma ADCs, SAR converters deliver deterministic latency, single-cycle conversions, and excellent DC accuracy, making them well suited to multiplexed data-acquisition systems, control loops, and instrumentation. The dual simultaneous-sampling architecture lets the LTC2341HUH-16 capture two channels with channel-to-channel skew of only a few nanoseconds. Key features include 16-bit resolution with no missing codes, 86.5 dB SNR (typical at ±4.096V range), pin-selectable SPI CMOS or LVDS interfaces, an internal 4.096V reference with integrated buffer, and per-channel soft-span input ranges. The device supports an external reference option for designs that need ratiometric measurements or non-standard full scales. Technically, the SAR core is built on a switched-capacitor charge-redistribution architecture with an integrated front-end multiplexer; the analog inputs are truly differential and the wide common-mode range allows direct connection to bipolar signals, single-ended rails, and ground-referenced transducers without external level shifting. Built-in reference decoupling and an internal buffer minimize external component count and reduce PCB footprint. Typical applications include multichannel data-acquisition systems, industrial process control, instrumentation, automatic test equipment (ATE), and any design that requires simultaneous sampling of two analog signals with deterministic latency. The part is also a strong fit for multi-axis motor control and vibration analysis, where phase coherence between channels is critical. When designing with the LTC2341HUH-16, ensure clean analog and digital ground separation and place the 10uF reference bypass capacitor as close to the REFIN pin as possible. Use controlled-impedance routing for LVDS lines when the LVDS interface is selected at high throughput, and verify the digital I/O logic-level compatibility (CMOS mode supports 1.8V to 5V VIO). This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone, with all specifications cross-referenced against the Analog Devices LTC2341-16 datasheet (234116f).
LTC2341HUH-18 - 18-Bit, 666kSPS Dual SAR ADC | ADI
The Analog Devices LTC2341HUH-18 is a dual-channel, 18-bit, 666 ksps/ch simultaneous-sampling successive approximation register (SAR) analog-to-digital converter (ADC) in a 32-lead 5mm x 5mm QFN (QFN-32 with exposed thermal pad) package. Each channel delivers true 18-bit resolution with differential wide-common-mode inputs, pin-selectable SPI CMOS (1.8 V to 5 V) and LVDS serial interfaces, and integrated 2.5 V reference with buffer. The part supports SoftSpan input ranges spanning ±10.24 V and 0 V to 10.24 V on each channel independently, supplied from a single 5 V analog rail. A SAR ADC is a successive-approximation-register analog-to-digital converter that uses a binary-search algorithm against a precision reference to resolve each input sample in N bit-clock periods. The SAR family sits in the broader hierarchy: ADC -> data converter -> mixed-signal IC -> signal chain. Within ADC families, SAR converters bridge the gap between the speed of pipeline ADCs and the noise precision of sigma-delta ADCs, making them the topology of choice for multiplexed or simultaneous multi-channel data acquisition (DAQ) systems where zero latency and true bipolar input range are required. Key features of the LTC2341HUH-18 include a maximum conversion rate of 666 ksps per channel, integrated 2.5 V low-drift reference, on-chip reference buffer, simultaneous sampling across both channels, wide input common-mode range, pin-selectable CMOS/LVDDS digital interface (1.8 V to 5 V logic), and 32-QFN (5x5) thermally-enhanced packaging. The SoftSpan feature allows per-channel input range reconfiguration without external scaling resistors, drastically simplifying front-end design for multi-range DAQ systems. From an architectural perspective, the LTC2341HUH-18 uses a charge-redistribution SAR core with proprietary common-mode sampling, enabling true differential input sampling over a ±10.24 V common mode. The integrated reference and buffer eliminate the need for an external low-noise reference plus dedicated reference buffer, reducing BOM count and PCB area. The CMOS or LVDDS serial interface is pin-selectable, allowing the same device to communicate with legacy 5 V microcontrollers, modern 1.8 V FPGAs, or LVDS-class ASICs. Typical applications include industrial process control and instrumentation, automatic test equipment (ATE), programmable logic controllers (PLC) analog input modules, multi-channel data acquisition (DAQ) boards, and precision medical instrumentation. The simultaneous-sampling capability is especially valuable in polyphase power, sonar, and vibration analysis where inter-channel phase coherence must be preserved. When designing with the LTC2341HUH-18, use solid ground planes, place the 10 uF decoupling capacitor immediately at AVDD/DVDD, route differential inputs as tightly-coupled pairs, and follow the recommended layout in the manufacturer datasheet to achieve datasheet SNR/THD performance. Avoid sharing the analog ground return with noisy digital return currents; star-ground the exposed pad to a quiet AGND pour. This page synthesizes verified distributor pricing, drop-in alternative cross-references, and practical design guidance for the LTC2341HUH-18 that go beyond the manufacturer datasheet - including same-family variants and cross-brand equivalents sharing the same 32-QFN (5x5) footprint.
LTC2341IUH-16 - 16-Bit Dual 666ksps SAR ADC | Analog Devices
The Analog Devices LTC2341IUH-16 is a 16-bit, low-noise, dual-channel simultaneous-sampling successive approximation register (SAR) analog-to-digital converter with differential, wide common-mode-range inputs. Housed in a 32-pin QFN (5x5 mm, UH suffix) package, it samples two channels at 666 ksps each (1.332 Msps aggregate) while operating from a single 5V supply. A SAR ADC is a successive approximation register analog-to-digital converter. It performs one bit at a time using an internal binary search through a precision DAC, achieving high accuracy and deterministic latency per conversion. SAR ADCs sit within the broader data-converter hierarchy as part of the ADC class, alongside delta-sigma, pipeline, and flash converters. They are widely chosen for multiplexed data acquisition, control loops, and instrumentation where moderate resolution (12-18 bits) is paired with multi-MHz sampling and no latency penalty. The LTC2341-16 family extends this architecture with simultaneous sampling, per-channel span control, and bipolar true-differential inputs. Key features include pin-selectable SPI CMOS (1.8V to 5V) and LVDS serial interfaces, support for one or two output lanes in CMOS mode for bus-width optimization, and Analog Devices' SoftSpan technology enabling each channel's input range to be set on a per-conversion basis across eight software-selectable spans from ±10.24V down to 0V to 5.12V. The internal 2.048V reference and buffer, 93.5dB SNR (typical), and 90dB common-mode rejection generate performance suitable for precision data acquisition. Architecturally, the LTC2341-16 uses a charge redistribution SAR core with simultaneous track-and-hold on both channels, eliminating inter-channel skew that would otherwise corrupt two-channel phase measurements. The wide common-mode range lets each input tolerate large DC offsets independent of the differential signal amplitude, simplifying front-end signal conditioning when interfacing with industrial sensors, bridge transducers, or PLC outputs. Typical applications include industrial process control and PLC analog input modules, multi-channel data acquisition systems, ATE-friendly test and measurement instrumentation, medical imaging front ends, and any multi-channel precision instrumentation requiring simultaneous sampling. The wide input range also supports direct connection to ±10V industrial signals without external attenuation. When designing with this device, provide clean low-impedance analog inputs and decouple the 5V supply close to the AVdd pins with a 10uF ceramic plus 0.1uF bypass network. The internal reference eliminates external reference cost while still delivering 16-bit linearity, but layout must keep digital return currents away from sensitive analog ground to preserve the 93.5dB SNR figure. This page synthesizes distributor pricing, drop-in compatible same-package alternatives (LTC2341IUH-18, LTC2249IUH), cross-reference guidance, and practical design notes not found in the manufacturer datasheet alone.
LTC2344CUH-16 - Quad 16-Bit 400ksps/ch SoftSpan SAR ADC | Analog Devices
The Analog Devices LTC2344CUH-16 is a quad, 16-bit, 400 ksps per channel, simultaneous-sampling successive approximation register (SAR) analog-to-digital converter with differential, wide common-mode-range inputs, housed in a 32-pin QFN (5x5) package. Each channel features a flexible SoftSpan input range from ±10.24V down to 0V to 5.12V set on a per-conversion basis, ±1.25 LSB INL, 93.4 dB SNR, 102 dB CMRR, and guaranteed no-missing-codes at 16-bit resolution. The device operates from a single 5V analog supply and a 1.8V to 5V digital supply, supporting both SPI CMOS and LVDS serial interfaces selectable per lane. What is a SAR ADC? A successive-approximation-register analog-to-digital converter is a precision data converter that performs a binary search through an internal capacitive network, comparing the sampled input against an internal DAC one bit per clock cycle to converge on the digital output. SAR ADCs sit in the broader ADC family alongside delta-sigma, pipeline, and flash converters; they offer an excellent balance of resolution (16-20 bits), sampling rate (100 ksps to multi-MB ms), latency (single-cycle, deterministic), and power consumption, which is why they dominate multiplexed data-acquisition, industrial instrumentation, and high-speed control-loop applications. Key features include per-channel independent input ranges, true simultaneous sampling across all four ADCs, an integrated precision reference and reference buffer, pin-selectable SPI/LVDS interface, and configurable one-to-four-lane CMOS output for bus-width optimization. The combination of 93.4 dB SNR and 102 dB CMRR allows the part to directly digitize wide common-mode signals in noisy industrial environments without front-end signal conditioning. Typical applications include industrial process control and multichannel data acquisition systems, medical instrumentation such as patient monitoring and ECG/EMG front ends, optical networking, and multi-axis motor control. The simultaneous-sampling architecture is particularly valuable in three-phase power monitoring and vibration analysis where channel-to-channel phase relationships must be preserved. When designing with this device, place the internal reference bypass capacitor and decoupling capacitors close to the pins and follow the Analog Devices reference layout for the exposed pad. The SoftSpan per-channel range control requires writing the range register between conversions, which must be accounted for in software timing. Pricing and availability data are quoted as of 2026-10-13. This page synthesizes distributor stock, drop-in same-package alternatives, and design considerations not collected in the manufacturer datasheet alone.
LTC2344CUH-18 - 18-Bit 400kSPS Quad SAR ADC | Analog Devices
The Analog Devices LTC2344CUH-18 is an 18-bit, 400 kSPS per channel, simultaneous-sampling 4-channel SAR analog-to-digital converter with differential, wide common-mode-range SoftSpan front ends, packaged in a 32-pin QFN (5x5 mm) with exposed pad. Operating from a single 5 V supply, the device integrates a precision internal reference and buffer, plus a per-channel sample-and-hold, enabling true simultaneous acquisition across four channels without inter-channel latency. A successive approximation register (SAR) ADC is a precision data converter architecture that resolves one bit per clock cycle using a binary-weighted capacitor DAC and a comparator, then digitizes the input through a successive approximation search. SAR ADCs are valued for low latency, deterministic behavior, no pipeline latency, and excellent DC accuracy. Within the converter family hierarchy, SAR ADCs sit below pipelined ADCs (higher speed, higher channel count) and delta-sigma ADCs (highest resolution, lowest bandwidth); the LTC2344 family targets the mid-bandwidth, multi-channel, high-precision industrial segment. Key specifications include 18-bit resolution with no missing codes, 400 kSPS per channel simultaneous sampling rate, four differential SoftSpan inputs accepting true bipolar ±10.24 V or 0-5 V ranges, 100 dB SNR typical, and ±2 LSB INL maximum. The serial interface supports pin-selectable SPI CMOS (1.8 V to 5 V) or LVDS output, with one to four lanes selectable in CMOS mode to optimize bus width and throughput. The internal 2.048 V reference and buffer reduce external component count. Typical applications include industrial process control and automation, multi-channel data acquisition systems, medical imaging front ends, instrumentation and test equipment, and high-speed multichannel precision monitoring. The 32-QFN package with exposed pad provides low thermal resistance suitable for continuous high-throughput conversion. When designing, decouple AVDD/DVDD/OVDD with 1 µF and 0.1 µF ceramic capacitors placed as close to the pins as possible. Drive the CNV rising edge to start conversion; route the LVDS or CMOS data lines with controlled impedance and length-matching. The exposed pad must be soldered to a continuous ground plane for thermal dissipation and low-impedance return paths. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the standalone manufacturer datasheet.