Semiconductor News · 採購簡報

AI chip bottlenecks shift downstream: what 800V, CoWoS-L and HBM sellouts mean for design-in

AI demand is no longer gated by GPU supply. Power, HBM, CoWoS-L, GaN and CPO are the new constraints designers and buyers must plan around.

已發布 已更新 6 分鐘閱讀 ✓ 支援 AI 分享

TL;DR — 三句話摘要

  • The AI chip constraint has shifted from GPU supply to a connected systems problem spanning power, HBM, CoWoS-L, GaN/SiC and CPO [S1].
  • Morgan Stanley estimates a ~32 GW net U.S. data-center power shortfall through 2028 against ~68 GW of demand [S1].
  • TSMC's 5.5-reticle CoWoS is in volume production above 98% yield; CoWoS-L and EMIB are the next packaging battleground [S1].

取自 key_takeaways （實際欄位，最多 3 筆）。事實與分析分別標示。

AI chip bottlenecks shift downstream: what 800V, CoWoS-L and HBM sellouts mean for design-in — Semiconductor News news briefEditorial cover for a Semiconductor News brief. Power motif; headline "AI chip bottlenecks shift downstream: what 800V, CoWoS-L and HBM sellouts mean for design-in". No reported key numbers on this brief, so no number strip is drawn. 1 cited source. Static cover (no animation).SEMICONDUCTOR NEWS · NEWS BRIEFAI chip bottlenecks shift downstream:what 800V, CoWoS-L and HBM sellouts meanfor design-inXAIPART
Cover image generated from data already shown on this page: the category motif, the headline, and reported key numbers. No decorative illustration; no third-party image.

您來自 AI 回答 — 這是可驗證的原始內容

AI 摘要可能遺漏了其主張的依據。原始預測、受影響零件及每一項引用皆在本頁，且均可追溯至其來源。

XAIPART 預測

本簡報包含可證偽的預測。

跳至完整預測及其證偽規則 ›
受影響零件

此報導無目錄相符項目 — 寧可不顯示，也不推斷相符。

查看判定方式 ›
正在尋找零件？送出詢價 → RFQ

Reported by The CODEW on . Summarized and analyzed by XAIPART Editorial.

What happened

A CODEW briefing argues that AI semiconductor constraints have shifted from accelerator availability to a connected systems problem covering power, memory, packaging, foundry capacity and interconnects.S1

Morgan Stanley told clients on that Nvidia and Broadcom are comparatively insulated from the U.S. data-center power crunch, while their supply chains remain exposed.S1 The bank estimates U.S. data-center power demand at about 68 GW between 2026 and 2028, with roughly 30 GW already covered by projects under construction and available grid capacity, leaving a net shortfall of about 32 GW through 2028.S1 On the same bank reinstated Nvidia as its top semiconductor pick.S1

Elon Musk confirmed on that Terafab is in early discussions with TSMC.S1 Intel joined Terafab in April and Musk later said the full-scale plant would use Intel's 14A process; county filings cited by CODEW put total project spending at as much as $119 billion across phases, while Intel's external foundry revenue was just $293 million in the second quarter.S1 TSMC has not commented, and Intel's 14A design kit is due this month.S1

TrendForce said on that silicon interposers for CoWoS-S are nearing physical limits, pushing the industry to CoWoS-L with embedded silicon bridges; Nvidia, AMD and Meta's MTIA 400 already use it, with AWS and Microsoft expected to follow in 2027.S1 TSMC reports 5.5-reticle CoWoS is in volume production with yields above 98% and has nearly doubled CoWoS capacity each year for three years, while flagging memory and ABF substrate as bottlenecks.S1

Navitas and Microchip announced on an 800V DC-to-6V DC reference design targeting up to 96% peak efficiency and 2,100 W per cubic inch, to be shown at the OCP Global Summit from .S1 Samsung's CFO said HBM4 volume for 2026 was sold out, and TrendForce News reported in August that HBM contract prices could rise by more than 50% in 2027.S1 JEDEC's JC-14.3 committee advanced silicon-photonics standard JESD264, and a TSMC executive said silicon photonics could account for more than 50% of the optical transceiver market by 2027.S1

Key numbers
MetricReported valueSource
U.S. data-center power demand, 2026-2028~68 GW[S1]
Covered by projects under construction and grid capacity~30 GW[S1]
Net power shortfall through 2028~32 GW[S1]
Intel external foundry revenue, Q2$293 million[S1]
Terafab total project spendingUp to $119 billion across phases[S1]
TSMC 5.5-reticle CoWoS yieldAbove 98%[S1]
800V reference design peak efficiencyUp to 96%[S1]
800V reference design power density2,100 W per cubic inch[S1]
HBM contract price change (2027)More than 50%[S1]

Background timeline

  1. - TrendForce flags CoWoS-S interposer limits, accelerating CoWoS-L adoption.[S1]
  2. - Morgan Stanley reinstates Nvidia as its top semiconductor pick.[S1]
  3. - Musk confirms Terafab is in early discussions with TSMC.[S1]
  4. - Morgan Stanley says Nvidia and Broadcom are comparatively shielded from the U.S. power crunch; Intel shares fall roughly 2% to 4% on Terafab sourcing reaction; Navitas and Microchip announce an 800V DC reference design.[S1]
  5. - CODEW publishes its semiconductor watch briefing.[S1]
  6. - OCP Global Summit opens in San Jose; Navitas-Microchip 800V reference design and Lumentum CPO presentations run through October 15.[S1]
  7. - Lumentum presents external laser sources, 12.8T VCSELs and optical circuit switching at OCP.[S1]
  8. - Intel 14A design kit due this month (specific day not disclosed).[S1]

XAIPART take

Technical impact

XAIPART analysis Designers targeting AI-server power stages should treat 800V DC as a real architectural option, not a marketing bullet: the Navitas-Microchip reference design demonstrates a one-stage 800V-to-6V conversion, with GaNFast devices, digital controllers and a security chip co-validated against the Open Compute Project 800V DC standard. SiC and 50V/12V/6V multi-rail coexistence, flagged by STMicroelectronics at GTC, must be designed into BOMs today. For accelerator and co-processor selection, CoWoS-L with silicon bridges, EMIB as an alternate, and JESD264-style "qualify once" silicon-photonics parts become the practical packaging and interconnect envelope.

Market impact

XAIPART analysis The bottleneck map tells procurement teams to qualify at least two suppliers across HBM, CoWoS-class packaging, 800V GaN/SiC power, and CPO/laser-source modules. With HBM4 already sold out for 2026 and a possible more-than-50% contract-price step in 2027, allocation pressure will likely extend to HBM3E and adjacent DDR5 lines as hyperscalers reshuffle orders. UMC licensing imec's 28nm/22nm silicon-photonics process and Intel's visible Terafab engagement mean mature-node foundries are now legitimate secondary sources for photonics content, which can ease single-supplier exposure.

Action

XAIPART analysis For new AI-infrastructure designs, XAIPART recommends placing long-term orders or LOIs on HBM4, CoWoS-L/EMIB-capable advanced-packaging capacity, and 800V GaN/SiC power stages before Q1 2027, while opening engineering evaluations of Intel EMIB and UMC 28nm silicon-photonics processes as alternates. Buyers should request JEDEC JESD264 compliance evidence from silicon-photonics vendors by the time of the OCP Global Summit to pre-screen CPO candidates. Treat the published 14A design-kit release and any subsequent TSMC Terafab announcement as gating events that can reorder sourcing options within weeks.

XAIPART Forecast

XAIPART analysis XAIPART expects that, within 9 months of (i.e., by ), at least two of the three following checks will hold: (1) TSMC confirms a formal Terafab role in writing, lifting its share of CoWoS-L allocation commentary; (2) HBM4 contract pricing moves above the TrendForce-cited 50% increase benchmark for 2027; (3) a JESD264-compliant CPO reference platform from a Tier-1 supplier is announced. If none occur by that date this forecast is wrong. The threshold is traceable to the 50% HBM figure and the TSMC Terafab/CoWoS claims reported in this brief.

Facts are as reported by The CODEW. The design-in, sourcing and forward-looking statements above are XAIPART's analysis, not the source's claims. Uncertainty: Terafab-TSMC is described by Musk as "just discussions" with no agreement, Intel's external foundry revenue base is small at $293 million in Q2, and HBM 2027 pricing reflects a single TrendForce News report from August. County-filing spending estimates for Terafab and SK hynix 2028-2029 cleanroom timing are third-party data points repeated by CODEW and should be re-verified against primary filings before procurement decisions.

Corrections: none at publication. This brief will be updated with a timestamp if the source corrects its report.

Dated developments, extracted from this page's timeline (curated milestones = hollow markers).
Timeline of dated developmentsDated entries: 2026-09-18 18, 2026 - TrendForce flags CoWoS-…; 2026-10-02 2, 2026 - Morgan Stanley reinstate…; 2026-10-03 3, 2026 - Musk confirms Terafab is…; 2026-10-05 5, 2026 - Morgan Stanley says Nvid…; 2026-10-06 6, 2026 - CODEW publishes its semi…; 2026-10-12 12, 2026 - OCP Global Summit opens…; 2026-10-14 14, 2026 - Lumentum presents exter…; 2026-10-15 15, 2026 - Intel 14A design kit du….2026-09-1818, 2026 - TrendForce flags CoWoS-…2026-10-022, 2026 - Morgan Stanley reinstate…2026-10-033, 2026 - Musk confirms Terafab is…2026-10-055, 2026 - Morgan Stanley says Nvid…2026-10-066, 2026 - CODEW publishes its semi…2026-10-1212, 2026 - OCP Global Summit opens…2026-10-1414, 2026 - Lumentum presents exter…2026-10-1515, 2026 - Intel 14A design kit du…

替代品與生命週期

已建檔的替代品——目錄範圍，並非市場排名
零件關係生命週期依據
— 檔案中無替代品 需要資料 — 需要 match_type 在任何前代標籤出現之前

「前代」與「替代」標籤僅來自已記錄的相符類型、生命週期狀態或來源文字。未記錄相符項目時，不顯示任何標籤。我們自家的刊登內容不構成市場參考。

值得關注

可證偽預測 — 門檻、時間窗與目前狀態。已證偽的預測仍保留可見。
主張門檻作者狀態
XAIPART expects that, within 9 months of October 6, 2026 (i.e., by July 2027 ), at least two of the three following checks will hold: (1) TSMC confirms a formal Terafab role in writing, lifting its share of CoWoS-L al... none occur by that date Pending

事後證明錯誤的預測會保留可見並加以標記。我們不會刪除。

競爭格局

  • 24271 XAIPART 上此類別的有效刊登數
  • 111 代理製造商
  • 71 過去 30 天內我們新聞檔案中提及的製造商

計數僅反映 XAIPART 目錄，並非市場佔有率。

受影響零件

無目錄相符項目。 此消息未對應到 XAIPART 目前上架的任何零件。我們不會推測相符項目，也不會顯示佔位清單。

此事在整體事件中的位置

Event chain · as of 2026-10-26T17:30:34+08:00 · showing 6 of 10 briefs · nodes link to published articles on this site.
Event chain — nvidia+semiconductor-newsChain nodes: 2026-10-07 NVIDIA's supply commitments jumped to $279 billion, mostly for memory, and Morgan Stanley estimates it has reserved 37.3% of 2027 HBM supply - tightening the market for everyone else.; 2026-10-08 Microsoft priced the Surface Laptop Ultra at $2,599-$5,899 with October 16 shipping, debuting NVIDIA's RTX Spark N1X in a 15-inch mini-LED chassis and a breakaway USB-C port.; 2026-10-09 AI demand is no longer gated by GPU supply. Power, HBM, CoWoS-L, GaN and CPO are the new constraints designers and buyers must plan around.; 2026-10-11 3D InCites feature argues grating-less and reduced-grating laser designs may cut thermal stress in hyperscale transceivers—but only if matched DFB baseline data, Telcordia GR-468 aging, and SMSR evidence are produced.; 2026-10-11 IEEE Spectrum reports inference has overtaken training as the AI industry focus, driving memory-centric silicon designs and unusual chip alliances.; 2026-10-14 NVIDIA pairs a 20-core Grace CPU with a 6,144-CUDA Blackwell iGPU under the RTX Spark name, backed by Microsoft and game studios for Arm64 translation and kernel-mode anti-cheat parity.. As of 2026-10-26T17:30:34+08:00. Open forecast: NVIDIA's supply commitments jumped to $279 billion, mostly for memory, a — pending Open forecast: Microsoft priced the Surface Laptop Ultra at $2,599-$5,899 with October — pending.2026-10-07NVIDIA's supply coour brief ↗2026-10-08Microsoft priced tour brief ↗2026-10-09AI demand is no loour brief ↗this brief2026-10-113D InCites featureour brief ↗2026-10-11IEEE Spectrum repoour brief ↗2026-10-14NVIDIA pairs a 20-our brief ↗Open forecast: NVIDIA's supply commitments jumped to $279 billion, mostly for memory, a — pendingOpen forecast: Microsoft priced the Surface Laptop Ultra at $2,599-$5,899 with October — pending
  1. nvidia-s-279b-supply-commitments-and-2027-hbm-lock-up-what-buyers-should-know2026-10-07
  2. microsoft-surface-laptop-ultra-priced-from-2-599-what-rtx-spark-n1x-skus-mean-for-buyers2026-10-08
  3. ai-chip-bottlenecks-shift-downstream-what-800v-cowos-l-and-hbm-sellouts-mean-for-design-in2026-10-09
  4. dfb-laser-alternatives-under-the-microscope-for-ai-scale-optical-reliability2026-10-11
  5. ai-inference-shift-reshapes-accelerator-roadmaps-and-memory-sourcing2026-10-11
  6. nvidia-rtx-spark-superchip-locked-to-windows-11-aaa-day-one-with-dlss-5-and-anti-cheat-support2026-10-14
  1. NVIDIA's supply commitments jumped to $279 billion, mostly for memory, and Morgan Stanley estimates it has reserved 37.3% of 2027 HBM supply - tightening the market for everyone else. trade
  2. Microsoft priced the Surface Laptop Ultra at $2,599-$5,899 with October 16 shipping, debuting NVIDIA's RTX Spark N1X in a 15-inch mini-LED chassis and a breakaway USB-C port. trade
  3. AI demand is no longer gated by GPU supply. Power, HBM, CoWoS-L, GaN and CPO are the new constraints designers and buyers must plan around.
  4. 3D InCites feature argues grating-less and reduced-grating laser designs may cut thermal stress in hyperscale transceivers—but only if matched DFB baseline data, Telcordia GR-468 aging, and SMSR evidence are produced.
  5. IEEE Spectrum reports inference has overtaken training as the AI industry focus, driving memory-centric silicon designs and unusual chip alliances. trade
  6. NVIDIA pairs a 20-core Grace CPU with a 6,144-CUDA Blackwell iGPU under the RTX Spark name, backed by Microsoft and game studios for Arm64 translation and kernel-mode anti-cheat parity. trade
  7. ChipAgents and NVIDIA launch Build-A-Chip-Bench to score end-to-end digital chip design. Only ~10% of agent runs hit PPA targets, exposing the gap to tapeout-ready AI. trade
  8. dashdogy's Universal MFG Unlocker v1.5.0 enables NVIDIA's new Preset C on Ampere cards, but RTX 30 numbers and image-quality trade-offs remain unverified. trade
  9. NVIDIA pairs with seven partners to lift substrate output 2.5x, Amkor interposer wafer capacity over 300%, and double test capacity by 2027; ramps run into 2028. capacity trade
  10. NVIDIA lowered Vera Rubin HBM4 and NVLink targets, affecting peak memory bandwidth, interconnect capacity, and procurement planning for rack-scale deployments. trade

事件鏈僅由已發布的簡報建構——沒有簡報的節點不會繪出。

各維度成本壓力

Source: FRED · Generated · reference output z and composite are algorithm outputs, not a fetch snapshot

Cost pressure by dimension — composite stateDiverging bars for three dimensions around a zero midpoint. Input Cost has no reading; Supply Demand z -1.4711, notable; Fx Energy z 0.1754, neutral. Composite index -9.7, band neutral.0Input costno readingSupply/demandz −1.4711 · notable46 dFX & energyz +0.1754 · neutral5 dcomposite −9.7 · neutral−100 · −40 · −15 · 0 · +15 · +40 · +100
Underlying values — copyable for verification.
DimensionFRED series IDUnitLagAs of
Input costPCOPPUSDM, PALUMUSDM, PNICKUSDMUSD/mt52 d
Supply/demandPCU334413334413, IPG3344Sindex(1982=100) / index(2017=100)46 d
FX & energyDEXCHUS, DCOILBRENTEU, DHHNGSPrate / USD/bbl / USD/MMBtu5 d

No free authoritative interface for: gold · silver · rare earth · polysilicon · lithium carbonate · market share — listed rather than approximated.

本內容的產生方式

流程證據 — 擷取、來源合理性、模型與閘門
此簡報的稽核軌跡
Source fetched The CODEW · www.thecodew.com · 8,112 chars
Source sanity (S1) ok — passed before any model call (no s1_ block recorded)
Model / prompt MiniMax-M3 · prompt Blog Agent - News Summary (v2.8-final) · 8,807 tokens · 19.5s · run completed
Gate verdict hold · 6/6 applicable checks passed · spec v2.9 · C10 ratio 0.013139 · C10 rounds 0
Time contract 17 <time datetime> values in this brief — 0 violations (+08:00 or date-only)

上述每一列皆由流程產生，並非人工撰寫。

編輯評分

確定性閘門結果 — 純 PHP，判定過程無模型參與
閘門評分明細 6 項適用檢查， 6通過： 100 百分比. Hold items: C13 (falsifiable forecast) — sent to human review. Gate spec: v2.9 (S0 + S1 + C1–C20) · Source affinity (C20): 0.8667. 適用檢查已通過 6 / 6 = 100% · 判定： hold Hold items: C13 (falsifiable forecast) — sent to human review Gate spec: v2.9 (S0 + S1 + C1–C20) · Source affinity (C20): 0.8667 是否發布由審核關卡決定。獨立稽核分數僅供參考。

獨立稽核（僅供參考，不影響發布）： 52.5/100 · 等級 C — 詳情

相關報導

發現錯誤？ 告訴我們哪裡有誤 ——更正會與原文一同發布並記錄。我們不會默默修改文章。

留言

成為第一個留言的人。

來源

  1. Semiconductor Watch: AI Chip Demand, Foundry Capacity and the New Supply Bottlenecks — https://www.thecodew.com/2026/10/semiconductor-watch-ai-chip-demand-foundry-capacity-supply-bottlenecks.html?m=1 · rss · 存取於

事實標記為 S1/S2，並可追溯至連結來源。標示為 分析 是 XAIPART 自身的推理，與報導事實分開保留。來源連結會被追蹤，而非 nofollow ——署名為刻意為之。