EP1K100QI208-2 vs EP1K100QC208-3 比較

詳細並排比較 EP1K100QI208-2 由 Altera 與 EP1K100QC208-3 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EP1K100QI208-2 EP1K100QC208-3
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 NRND NRND
Family ACEX-1K —
Logic Elements 4,992 cells —
System Gates 100,000 —
Logic Array Blocks (LABs) 624 624
Embedded Memory (EAB) 49,152 bits —
User I/Os 147 —
Maximum Operating Frequency 250 MHz —
Core Voltage (VCCINT) 2.5 V —
Process Technology 0.22 umm CMOS SRAM 0.22 um CMOS
封裝 208-pin PQFP (BFQFP) —
Pitch 0.5 mm —
安裝類型 Surface Mount Surface Mount
工作溫度 -40C to +85C (Industrial) —
Configuration Interface JTAG (IEEE 1149.1) / serial / EPC2 —
Global Clock Networks 4 —
I/O Standards Supported LVTTL, LVCMOS, PCI, 5V tolerant [DATA_NEEDED: supported I/O standards]
RoHS 狀態 [DATA_NEEDED: RoHS compliance status] —
Product Family — ACEX 1K
Device Type — FPGA (Field Programmable Gate Array)
Typical Gate Count — 100,000 gates
Number of Logic Elements — 4,992
Total RAM Bits — 49,152 bits
Maximum User I/O — 147
Maximum Internal Clock Frequency — 200 MHz
Core Supply Voltage — 2.5 V
Package Type — 208-Pin BFQFP (PQFP)
Number of Terminals — 208
Terminal Form — Gull Wing
Package Shape — Square
Temperature Grade — Commercial
Speed Grade — -3
RoHS / Lead-Free Suffix — No -N suffix; compliance not verified in retrieved source data
Configuration Memory — SRAM-based loadable PLD

資料表與資源

瀏覽所有產品 建立 BOM 索取報價