EP20K200BC356-2 vs EP20K200BC356-1 比較

詳細並排比較 EP20K200BC356-2 由 Intel 與 EP20K200BC356-1 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

Altera
EP20K200BC356-1 EP20K200BC356-1 - APEX-20K 200K-Gate FPGA | Altera

EP20K200BC356-1 - APEX-20K 200K-Gate FPGA | Altera

EP20K200BC356-1 Obsolete

規格比較

參數 EP20K200BC356-2 EP20K200BC356-1
品牌 Intel Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Series APEX-20K —
Device Family APEX-20K (MultiCore PLD) —
Logic Elements 8,320 —
Typical Gate Count 200,000 gates —
Embedded Memory 106,496 bits —
User I/Os 277 —
Logic Family CMOS CMOS
Process Technology 0.22 µm 0.22 um
Propagation Delay 2.5 ns —
Core Supply Voltage 2.5 V 2.5 V
工作溫度 0 °C to +85 °C (commercial) —
封裝 356-LBGA (35 mm × 35 mm) —
Speed Grade -2 —
安裝類型 Surface Mount (BGA) Surface Mount
Maximum Frequency 200 MHz —
RoHS 狀態 [DATA_NEEDED: RoHS compliance] [DATA_NEEDED: RoHS/lead finish of original non-N EP20K200BC356-1]
Product Function — APEX-20K Field Programmable Gate Array (FPGA)
Equivalent System Gates — 200K gates
Logic Elements / Cells — 8320
Total RAM Bits — 106496 bits
最大時脈頻率 — 250 MHz
User I/O Count — 277
腳位數 — 356
封裝 / 外殼 — 356-LBGA
Package Code — LBGA
Package Shape — Square
Propagation Delay (tPD) — 2.5 ns (from -1N variant listing)
工作溫度範圍 — 0 to 85 C (commercial, per -1N variant listing)
Lead-Free Finish — [DATA_NEEDED: original non-N finish not specified; N suffix indicates lead-free]

資料表與資源

瀏覽所有產品 建立 BOM 索取報價