EP20K200RC208-3V vs EP20K200RC208-1X 比較

詳細並排比較 EP20K200RC208-3V 由 Altera 與 EP20K200RC208-1X 由 Intel. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

Altera
EP20K200RC208-3V EP20K200RC208-3V FPGA - APEX-20K 8320 LE, 144 I/O | Altera

EP20K200RC208-3V FPGA - APEX-20K 8320 LE, 144 I/O | Altera

EP20K200RC208-3V ✓ 啟用中

規格比較

參數 EP20K200RC208-3V EP20K200RC208-1X
品牌 Altera Intel
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 啟用中 Obsolete
Series APEX-20K —
Number of Logic Elements / Cells 8320 —
Number of Gates 200000 typical —
Total RAM Bits 106496 —
Number of User I/Os 144 —
Supply Voltage Range 2.375 V to 2.625 V —
Maximum Internal Frequency 167 MHz —
Process Technology 0.22 um 0.18 µm CMOS
封裝 / 外殼 208-BFQFP Exposed Pad —
Supplier Device Package 208-RQFP (28x28) —
腳位數 208 —
安裝類型 Surface Mount Surface Mount (gull-wing leads)
Core Architecture MultiCore, combining LUT logic, product-term logic, and embedded memory —
Interconnect Four-level hierarchical FastTrack Interconnect —
工作溫度範圍 [DATA_NEEDED: operating temperature range] —
Speed Grade [DATA_NEEDED: exact speed grade suffix interpretation] -1X (1.8 V core, PQFP-208 pinout)
RoHS 狀態 [DATA_NEEDED: RoHS status] Compliant (lead-free PQFP package)
Core Supply Current [DATA_NEEDED: core supply current] —
Configuration Interface [DATA_NEEDED: configuration interface details] IEEE 1149.1 JTAG, serial, passive parallel (PPA), EPC configuration devices
Family — APEX-20KE
Logic Elements — 8,320 cells
Typical Gate Count — 200,000 gates
Embedded RAM Bits — 106,496 bits
Embedded RAM Blocks (ESBs) — 4 lanes / 52 ESBs
Maximum User I/O Pins — 144 (PQFP-208 variant)
Core Voltage — 1.8 V (±5%)
I/O Standards Supported — LVTTL, LVCMOS, PCI, SSTL-2/3, LVDS, GTL+
封裝 — 208-pin PQFP / RQFP (28x28 mm), 0.5 mm pitch
工作溫度 — 0 °C to +85 °C (commercial)
MultiCore Architecture — LUT logic + product-term logic + embedded memory
PLL Count — 4 enhanced PLLs (with programmable phase shift)
Moisture Sensitivity Level — MSL 3 (per JEDEC J-STD-020, applicable to PQFP)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價