EP20K600CF672C7N vs EP20K600CF672I-8ES 比較

詳細並排比較 EP20K600CF672C7N 由 Altera 與 EP20K600CF672I-8ES 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EP20K600CF672C7N EP20K600CF672I-8ES
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Device Family APEX 20KC —
Maximum System Gates 1,052,000 —
Typical Gates 600,000 600,000 (ASIC-equivalent)
Logic Elements / Cells 24,320 —
Maximum User I/O Pins 488 508
Total Package Pins 652 —
封裝 FC-FBGA (BGA-652) 45 x 45 mm, 1.27 mm pitch 672-ball BGA (FineLine BGA, 1.27 mm pitch)
Core Voltage 1.8 V 1.8 V
Maximum Operating Frequency 375.94 MHz —
Propagation Delay 1.48 ns —
Process Technology 0.15 µm all-layer copper-metal CMOS 0.18 micron CMOS SRAM
Architecture MultiCore (LUT + Embedded System Memory) —
工作溫度 0 °C to +85 °C (Commercial) -40C to +100C (Industrial)
Speed Grade C7 -8 (slower)
Seated Height 3.50 mm —
安裝類型 Surface Mount (BGA) —
RoHS 狀態 unknown Non-compliant (legacy Altera leaded BGA process)
Family — APEX 20KC
Logic Elements — 24,320
Embedded Memory Bits — 311,296
Embedded PLLs — 4
I/O Standards Supported — LVTTL, LVCMOS, PCI, SSTL, HSTL, GTL+
Configuration Modes — Passive Serial, Fast Passive Parallel, Passive Parallel Asynchronous, JTAG
In-System Programmability — Yes (ISP via EPC16, EPC8, EPC4, EPC2, EPC1)
MSL 等級 — [DATA_NEEDED: moisture sensitivity level]

資料表與資源

瀏覽所有產品 建立 BOM 索取報價