EP2S60F1020C3 vs EP2S60F1020I4 比較

詳細並排比較 EP2S60F1020C3 由 Altera 與 EP2S60F1020I4 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EP2S60F1020C3 EP2S60F1020I4
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete NRND
Series Stratix II Stratix II
Family Stratix II FPGA —
Logic Elements (LEs) 60,440 60,440
Logic Array Blocks (LABs) 3022 —
Total RAM Bits 2,544,192 bits (2.5 Mbit) —
User I/O Count 718 —
Number of I/O Banks [DATA_NEEDED: I/O banks] [DATA_NEEDED: number of I/O banks]
DSP Blocks (18x18 multipliers) 144 18x18 multipliers (36 DSP blocks) —
PLLs 12 —
Global Clock Networks 18 16
Maximum Internal Frequency 816.99 MHz —
Core Voltage 1.2 V —
Process Technology 90 nm CMOS 90 nm CMOS
工作溫度 0C to +85C (commercial, C3 speed grade) —
封裝 1020-ball FC-FBGA —
Package Body Size 33 mm x 33 mm, 1.0 mm ball pitch —
安裝類型 Surface Mount Surface Mount
Supplier Device Package 1020-BGA —
Speed Grade C3 —
RoHS 狀態 Compliant Non-compliant (contains lead per legacy Altera package)
Manufacturer — Intel / Altera
Embedded Memory (bits) — 2,544,192
Number of LABs/CLBs — 3022
Number of CLBs — 24176
Maximum User I/O — 718
Operating Voltage (Core) — 1.2 V
Temperature Grade — Industrial (-40C to +100C TJ)
Package Type — 1020-ball FC-FBGA (Fine-pitch Chip-Scale BGA)
Package Dimensions — 33 mm x 33 mm
Ball Pitch — 1.0 mm
Configuration Method — Passive Serial / Fast Passive Parallel / JTAG
Number of PLLs — 12
Embedded Multipliers (18x18) — 36
Transceiver Count — 0 (no embedded transceivers)
Maximum Embedded Memory Bandwidth — [DATA_NEEDED: memory bandwidth spec]

資料表與資源

瀏覽所有產品 建立 BOM 索取報價