EPC16QI100TBAC vs EPC16QC100N 比較

詳細並排比較 EPC16QI100TBAC 由 Altera 與 EPC16QC100N 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

Altera
EPC16QI100TBAC EPC16QI100TBAC - Altera Enhanced Configuration PROM 16Mb | FPGA

EPC16QI100TBAC - Altera Enhanced Configuration PROM 16Mb | FPGA

EPC16QI100TBAC ⚠ 最後購買機會

規格比較

參數 EPC16QI100TBAC EPC16QC100N
品牌 Altera Altera
類別 Memory ICs Memory ICs
生命週期狀態 最後購買 Obsolete
Memory Density 16 Mbit (2 Mbyte) —
記憶體類型 Flash (Enhanced Configuration Device) —
供應電壓 3.3 V —
Configuration Modes Passive Parallel Synchronous (PPS), Passive Parallel Asynchronous (PPA), Passive Serial (PS) —
Maximum Configuration Clock 40 MHz —
Number of Configuration Pages Up to 8 (selectable via PGM[2..0]) —
封裝 100-pin PQFP (20 x 14 mm) 100-pin PQFP (20 x 14 mm)
In-System Programmable Yes (via JTAG / IEEE 1149.1) —
JTAG Support Yes (IEEE 1149.1 boundary-scan and programming) —
Supported FPGA Families Altera Stratix, Cyclone, Arria series ACEX 1K, APEX 20K, APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K, FLEX 6000, Mercury, Stratix, Stratix GX, Stratix II, Stratix II GX
Data Compression Supported (15-30% density gain depending on target FPGA) —
工作溫度 -40C to +85C (industrial) 0 C to 70 C
安裝類型 Surface Mount (PQFP) Surface Mount
MSL 等級 3 (168 hours) —
Lead-Free / RoHS Lead-free (per JEDEC J-STD-020); RoHS compliance: [DATA_NEEDED] —
Dynamic Reconfiguration Yes (page mode via PGM[2..0] pins) —
Configuration Controller Integrated —
Programming Interface JTAG / 4-wire passive serial —
記憶體容量 — 16 Mbit (16,777,216 bits)
Programmable Type — In System Programmable
Configuration Clock Frequency — 33 MHz max
On-Chip Decompression — Yes (supports compressed bitstreams)
Supply Voltage (VCC) — 3.0 V to 3.6 V
Access Time — 90 ns typical
Flash Read Bandwidth — 160 Mbps (16-bit DQ at 10 MHz)
Configuration Interface — FPP / PS / AS via dedicated FPGA pins
JTAG (IEEE 1149.1) ISP — Supported
Lead Free — Yes (per datasheet)
Packaging — Tray

資料表與資源

瀏覽所有產品 建立 BOM 索取報價