EPC2TC32UCF48 vs EPC2TC32UCAF48 比較

詳細並排比較 EPC2TC32UCF48 由 Intel 與 EPC2TC32UCAF48 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPC2TC32UCF48 EPC2TC32UCAF48
品牌 Intel Altera
類別 Memory ICs FPGA & CPLD
生命週期狀態 NRND Obsolete
記憶體類型 Non-volatile configuration PROM (CMOS Flash-based) —
Memory Density 1.6 Mbit (1.6 Mb / 32 Mbit raw) —
Memory Configuration Serial configuration bitstream storage —
Supply Voltage (VCC) 3.0 V to 3.6 V (3.3 V typical) 3.3 V nominal
Supply Voltage (VCCIO) 1.8 V / 2.5 V / 3.3 V (bank-level) —
Output Drive Current (VCCIO) [DATA_NEEDED: IOH/IOL at 3.3 V VCCIO] —
Programming Interface IEEE Std. 1149.1 JTAG (in-system programmable) —
Configuration Interface Altera serial PROM interface (DCLK, DATA, nCONFIG, nSTATUS, CONF_DONE) —
Supported Configuration Modes FPP, AS, PS, JTAG (mode dependent on target FPGA MSEL pins) —
Daisy Chain Support Yes (multi-device cascade for >16 Mbit FPGAs) —
Maximum Cascaded Capacity Up to 16 Mbit total across chain —
工作溫度 0C to +70C (commercial) [DATA_NEEDED: commercial 0-70C vs industrial -40-85C variant]
封裝 48-pin TQFP (7x7 mm) 32-pin TQFP (CAF48 designation per Altera ordering code)
安裝類型 Surface Mount Surface Mount
MSL 等級 [DATA_NEEDED: MSL rating] [DATA_NEEDED: MSL classification]
RoHS 狀態 [DATA_NEEDED: confirm RoHS compliance] [DATA_NEEDED: per ordering code; older CAF48 lots were non-RoHS]
Lead Free [DATA_NEEDED: confirm lead-free] —
記憶體容量 — 1.6 Mb
Device Family — EPC2 (Enhanced Configuration Device)
Programmability — In-system programmable (ISP) via JTAG
介面 — 4-wire serial (nCS, DCLK, DATA, nINIT_CONF) + JTAG
FPGA Compatibility — Altera SRAM-based LUT FPGAs (Cyclone, Stratix, APEX, ACEX, FLEX, MAX 9000)
Cascading — Supported for bitstreams larger than 1.6 Mb
Data Retention — 10 years typical (EEPROM-based)
Programming Cycles — 100 cycles minimum (EEPROM endurance)
Process Technology — CMOS EEPROM

資料表與資源

瀏覽所有產品 建立 BOM 索取報價