EPM3032ALC44-7N vs EPM3032ATI44-7N 比較

詳細並排比較 EPM3032ALC44-7N 由 Altera 與 EPM3032ATI44-7N 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM3032ALC44-7N EPM3032ATI44-7N
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 NRND Obsolete
Manufacturer Altera (Intel) —
Series MAX 3000A —
Device Type CPLD (Complex Programmable Logic Device) —
Macro Cells 32 —
Logic Gates 600 usable gates —
Propagation Delay (tPD1) 7.5 ns (max, pin-to-pin) —
Internal Counter Frequency (fCNT) 227.3 MHz (max) —
Number of Logic Elements / Blocks 2 LABs (16 macrocells each) —
Number of I/O Pins 34 usable I/O (44 total package pins) —
Number of Dedicated Inputs 4 —
Programmable Type In-System Programmable (ISP) via JTAG (IEEE 1149.1) —
記憶體類型 EEPROM (non-volatile, 100 program/erase cycles) —
Supply Voltage - Internal (VCCINT) 3.0 V to 3.6 V (3.3 V typical) —
I/O Bank Voltage (VCCIO) MultiVolt: 1.8 V / 2.5 V / 3.3 V / 5.0 V tolerant —
工作溫度 0C to +70C (commercial grade) —
封裝 44-PLCC (J-Lead, 16.59 x 16.59 mm) 44-pin TQFP
安裝類型 Surface Mount (PLCC socket compatible) Surface Mount
MSL 等級 3 (168 hours) —
RoHS 狀態 [DATA_NEEDED: RoHS compliance status] Compliant
Process Technology CMOS EEPROM —
Device Family — MAX 3000A
Logic Element Count — 600 gates
Macrocells — 32
User I/O Pins — 34
Number of Logic Array Blocks (LABs) — 4
Supply Voltage (VCCINT) — 3.3 V
Maximum Internal Frequency — 138.9 MHz
Pin-to-Pin Propagation Delay (tPD) — 7.5 ns
Speed Grade — -7
工作溫度範圍 — -40C to +85C (Industrial)
Programming Interface — IEEE 1149.1 JTAG (ISP)
Configuration Memory — Non-volatile EEPROM
I/O Standard Support — multiVolt (1.8 V / 2.5 V / 3.3 V)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價