EPM3064ATI44-7 vs EPM3064ATC44-7 比較

詳細並排比較 EPM3064ATI44-7 由 Altera 與 EPM3064ATC44-7 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM3064ATI44-7 EPM3064ATC44-7
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Family MAX 3000A MAX 3000A
Product Type CPLD (Complex Programmable Logic Device) —
Macrocells 64 64
Usable Gates 1,250 1.25K
User I/O 34 —
Logic Array Blocks (LABs) 4 (16 macrocells each) —
Propagation Delay (tPD) 7.5 ns —
Maximum Internal Frequency (fMAX) 135.1 MHz —
Supply Voltage (VCCINT) 3.0 V to 3.6 V —
Supply Voltage (VCCIO) 3.0 V to 3.6 V —
Process Technology 0.30 µm CMOS EEPROM CMOS EEPROM
工作溫度 -40 °C to +85 °C (Industrial, 'I' suffix) 0C to +70C (Commercial)
封裝 44-pin TQFP (TI44) TQFP-44
安裝類型 Surface Mount Surface Mount
In-System Programmability Yes, IEEE Std. 1532 compliant —
JTAG Support Yes (IEEE 1149.1) —
PCI Compliance Yes, speed grades -4/-5/-6/-7/-10 meet PCI SIG Rev. 2.2 —
RoHS 狀態 [DATA_NEEDED: RoHS status] unknown
MSL 等級 [DATA_NEEDED: MSL level] —
Device Type — CPLD (Complex Programmable Logic Device)
Logic Array Blocks — 4
User I/O Pins — 34
腳位數 — 44
Speed Grade — -7 (7.5 ns tPD)
Pin-to-Pin Propagation Delay — 7.5 ns
Maximum Counter Frequency — 192.3 MHz
Supply Voltage (Core) — 3.3 V
I/O Logic Compatibility — 5.0 V / 3.3 V / 2.5 V (MultiVolt)
Programming Interface — IEEE Std. 1149.1 JTAG (ISP)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價