EPM3128ATC144-5N vs EPM3128ATI144-7N 比較
詳細並排比較 EPM3128ATC144-5N 由 Altera 與 EPM3128ATI144-7N 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況，以找出最符合您設計需求的元件。
Altera
EPM3128ATI144-7N - 128 Macrocell CPLD, 129.9MHz, 3.3V | Altera MAX 3000A
EPM3128ATI144-7N ⚠ 最後購買機會規格比較
| 參數 | EPM3128ATC144-5N | EPM3128ATI144-7N |
|---|---|---|
| 品牌 | Altera | Altera |
| 類別 | FPGA & CPLD | FPGA & CPLD |
| 生命週期狀態 | 最後購買 | 最後購買 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD - Complex Programmable Logic Device | CPLD (Complex Programmable Logic Device) |
| Logic Family | CMOS | — |
| Macrocells | 128 | 128 |
| Usable Gates | 2500 | — |
| User I/O | 96 | — |
| Pin-to-Pin Logic Delay | 5 ns | — |
| Counter Frequency | up to 227.3 MHz | — |
| Supply Voltage (Core) | 3.3 V | — |
| I/O Logic Levels Supported | 5.0 V / 3.3 V / 2.5 V (MultiVolt) | — |
| In-System Programmability | Yes (3.3-V via JTAG) | — |
| JTAG Boundary Scan | IEEE Std 1149.1 compliant | — |
| 封裝 | 144-pin TQFP (20x20 mm) | 144-pin TQFP |
| 工作溫度 | 0C to 70C (Commercial) | -40C to +85C (industrial) |
| RoHS 狀態 | Compliant (lead-free) | — |
| 安裝類型 | Surface Mount | — |
| Logic Capacity | — | 2.5K gates |
| Maximum Frequency (fMAX) | — | 129.9 MHz |
| Pin-to-Pin Propagation Delay | — | 7.5 ns (speed grade -7) |
| User I/O Pins | — | 96 |
| Core Supply Voltage (VCCINT) | — | 3.3 V |
| I/O Supply Voltage (VCCIO) | — | 3.3 V / 2.5 V / 1.8 V |
| Programmable Logic Technology | — | CMOS EEPROM |
| Programming Interface | — | JTAG (IEEE Std 1149.1) in-system programmable |
| Terminal Pitch | — | 0.5 mm |
| JEDEC Package Code | — | S-PQFP-G144 |
| MultiVolt I/O | — | Yes (interfaces with 5.0V/3.3V/2.5V/1.8V logic) |