EPM7128SLI84-10N vs EPM7128SLC84-10 比較
詳細並排比較 EPM7128SLI84-10N 由 Altera 與 EPM7128SLC84-10 由 Intel. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況，以找出最符合您設計需求的元件。
Altera
EPM7128SLI84-10N - MAX 7000S CPLD 128 Macro 10ns 84-PLCC | Intel / Altera
EPM7128SLI84-10N Nrnd規格比較
| 參數 | EPM7128SLI84-10N | EPM7128SLC84-10 |
|---|---|---|
| 品牌 | Altera | Intel |
| 類別 | FPGA & CPLD | FPGA & CPLD |
| 生命週期狀態 | NRND | Obsolete |
| Family | MAX 7000S | MAX 7000S |
| Logic Cells / Macro Cells | 128 macro cells | — |
| Usable Gates | 2,500 | — |
| Number of Logic Elements / Blocks | 16 Logic Array Blocks (LABs) | — |
| User I/Os | 68 | 68 |
| Propagation Delay (tPD) | 10 ns | — |
| Maximum Frequency (fMAX) | 125 MHz | — |
| Supply Voltage (VCCINT) | 4.75 V to 5.25 V (5 V typical) | 5 V |
| I/O Voltage Tolerance | 3.3 V / 5 V MultiVolt I/O | — |
| Process Technology | CMOS EEPROM | — |
| Programmability | In-system programmable (ISP), non-volatile EEPROM | — |
| Boundary-Scan (JTAG) | IEEE Std 1149.1 compliant | — |
| 封裝 | 84-pin PLCC (J-Lead) | PLCC-84 (J-lead) |
| 安裝類型 | Surface Mount | Surface Mount (J-bend) |
| 工作溫度 | -40 C to +85 C (Industrial) | 0C to +70C (Commercial) |
| RoHS 狀態 | [DATA_NEEDED: RoHS compliance per latest Intel/Altera declaration] | Non-compliant (contains lead in PLCC) |
| Lead-Free | [DATA_NEEDED: lead-free per latest Intel/Altera declaration] | — |
| Device Type | — | CPLD (Complex Programmable Logic Device) |
| Macrocells | — | 128 |
| Logic Gates | — | 2500 |
| Total Package Pins | — | 84 |
| Propagation Delay (tpd) | — | 10 ns |
| Maximum Operating Frequency | — | 125 MHz |
| Internal Frequency | — | 250 MHz |
| MultiVolt I/O Support | — | 2.5 V / 3.3 V / 5 V |
| Program Memory Type | — | EEPROM (in-system programmable) |
| JTAG (IEEE 1149.1) | — | Yes |
| MSL 等級 | — | [DATA_NEEDED: MSL level] |