EPM9560RC240-15N vs EPM9560RC240-12 比較

詳細並排比較 EPM9560RC240-15N 由 Altera 與 EPM9560RC240-12 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM9560RC240-15N EPM9560RC240-12
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 NRND Obsolete
Series MAX 9000 —
Family MAX 9000 (third-generation Multiple Array MatriX) MAX 9000 (EPM9560)
Usable Gates 12,000 —
Macrocells 560 560
Logic Array Blocks (LABs) 35 20
Maximum User I/O Pins 216 —
Pin-to-Pin Propagation Delay (tPD) 15 ns —
Internal Counter Frequency (fCNT) 145 MHz —
Global Setup Time (tFSU) [DATA_NEEDED: tFSU for -15 grade] —
Clock-to-Output Time (tFCO) [DATA_NEEDED: tFCO for -15 grade] —
供應電壓 5.0 V —
Logic Family CMOS (EEPROM-based) —
Programmability In-system programmable (IEEE 1532/JTAG) —
Boundary-Scan Test JTAG (IEEE 1149.1) —
工作溫度 0C to +70C (Commercial) [DATA_NEEDED: operating temperature grade]
封裝 RQFP-240 (240-pin Plastic Quad Flat Pack) PQFP-240 (RC240) 0.500 mm pitch, gull-wing
安裝類型 Surface Mount Surface Mount
RoHS 狀態 [DATA_NEEDED: RoHS compliance - older Altera RQFP part] [DATA_NEEDED: RoHS compliance]
Device Type — EE PLD / CPLD
Flip-Flops — 772
User I/O Pins — 191
Maximum Propagation Delay (tPD) — 13.4 ns
Speed Grade — -12 (13.4 ns tPD)
Maximum Operating Frequency (estimated) — ~76 MHz registered
Core Supply Voltage (VCCINT) — 5 V
I/O Logic Levels — 3.3 V or 5 V (configurable)
Configuration Memory — EEPROM (non-volatile)
Programming Interface — IEEE 1149.1 JTAG
Process Technology — CMOS

資料表與資源

瀏覽所有產品 建立 BOM 索取報價