EPM9560WC208-20C vs EPM9560WC208-20 比較

詳細並排比較 EPM9560WC208-20C 由 Altera 與 EPM9560WC208-20 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM9560WC208-20C EPM9560WC208-20
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Device Family MAX 9000 (EE PLD) —
Series EPM9560 —
Macrocells 560 560
Logic Array Blocks (LABs) 35 35
User I/O Pins 149 149
Propagation Delay (tPD) 20 ns —
最大時脈頻率 [DATA_NEEDED: fMAX value not in verified data] —
Process Technology CMOS, Electrically Erasable CMOS, EEPROM-based
供應電壓 3.3 V or 5 V (configurable I/O) —
封裝 208-pin CQFP (Ceramic Quad Flat Pack) PQFP-208 (RQFP/WQFP)
腳位數 208 —
Programming Interface JTAG BST (in-system programmable) —
Operating Temperature Grade Commercial (C suffix) —
安裝類型 Surface Mount (Ceramic QFP) Surface Mount
RoHS 狀態 ROHS3 Compliant (per fpgalink listing) Non-compliant (legacy PQFP) [DATA_NEEDED: confirm from official doc]
Moisture Sensitivity Level MSL 3 (168 Hours) —
Family — MAX 9000
Device Type — CPLD (EPLD)
Maximum Propagation Delay (tPD) — 23.6 ns
Supply Voltage (VCCINT) — 5 V (typical, see datasheet)
I/O Voltage (VCCIO) — 3.3 V or 5 V (multi-voltage I/O)
In-System Programmability — Yes, JTAG BST (IEEE 1149.1)
Pin/Package Suffix — W = power PQFP; -20 = 23.6 ns speed grade
工作溫度 — Commercial (0C to +70C) [DATA_NEEDED: exact temp grade]
Lead-Free — [DATA_NEEDED]
無鹵素 — [DATA_NEEDED]
MSL 等級 — [DATA_NEEDED]

資料表與資源

瀏覽所有產品 建立 BOM 索取報價