XC3090LTM-125PC84C vs XC3090LTM-8PC84C 比較

詳細並排比較 XC3090LTM-125PC84C 由 Xilinx 與 XC3090LTM-8PC84C 由 Xilinx. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 XC3090LTM-125PC84C XC3090LTM-8PC84C
品牌 Xilinx Xilinx
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Device Family XC3000L —
Product Type Field Programmable Gate Array (FPGA) —
Equivalent Gates ~5000 gates —
Configurable Logic Blocks (CLBs) 320 320
Flip-Flops 928 —
User I/Os 138 —
最大時脈頻率 125 MHz —
Core Supply Voltage 3.0 V to 3.6 V 3.0 V to 3.6 V (3.3 V typical)
I/O Supply Voltage 4.75 V to 5.25 V —
封裝 PLCC-84 (PC84) 84-Pin Plastic Leaded Chip Carrier (PLCC, J-Lead)
安裝類型 Surface Mount / Through-Hole Socket Surface Mount (PLCC socket-compatible)
Process Technology CMOS, SRAM-based configuration 0.8 um CMOS SRAM-based
工作溫度 [DATA_NEEDED: commercial/industrial grade] -40 C to +85 C (industrial, TM suffix typically commercial/industrial)
Configuration Method Serial or parallel bitstream from external PROM External EEPROM/EPROM/ROM/master/microprocessor mode
RoHS 狀態 [DATA_NEEDED: RoHS compliance] unknown
MSL 等級 [DATA_NEEDED: MSL rating] —
Family — XC3000L Low Voltage Logic Cell Array
Logic Cells / Gates — ~6,000 usable gates
Configuration Memory — 64,160 bits (distributed SRAM)
腳位數 — 84
Speed Grade — -8 (per suffix; see device decoder)
Maximum Toggle Frequency — [DATA_NEEDED: specific fmax value]
Logic Block Delays — [DATA_NEEDED: typical TBU/TPIO delay]
I/O Standard Support — TTL/CMOS 3.3 V (5 V tolerant with restrictions)
Lead-Free — unknown
Programming Toolchain — XACT / Foundation (legacy, EOL software)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價