AD9226AST - 12-Bit 65-MSPS ADC | Analog Devices
MPN： AD9226AST ✗ 停產AD9226AST 概覽
An ADC is an analog-to-digital converter, a data-acquisition IC that samples a continuous analog voltage and represents each sample with a digital code. The AD9226 belongs to the pipeline ADC hierarchy, which uses multistage conversion to support high sampling rates and parallel digital outputs. Its 12-bit resolution provides 4096 possible code levels, while the 65-MSPS rate suits communications, instrumentation, and intermediate-frequency signal chains.
The core verified features include a 12-bit resolution, one pipelined differential input, 65 MSPS operation, and integrated sample-and-hold and reference functions. The manufacturer's datasheet also describes undersampling schemes for single-channel communications. Additional performance figures in the provided search material include ENOB of 11.1 bits at a 10 MHz input, intermodulation distortion below -75 dBFS at a 140 MHz input, and guaranteed no-missing-codes operation, though complete test conditions must be taken from the manufacturer datasheet.
The AD9226AST uses a single-supply architecture and differential pipeline conversion. Differential signaling helps reduce sensitivity to common-mode noise, while the parallel digital outputs require a correctly timed receiver and controlled PCB routing. Because this is an older high-speed data converter, signal integrity, supply decoupling, clock quality, and output-bus timing are as important as nominal resolution.
Typical uses include digital communications receivers, IF undersampling front ends, industrial measurement systems, and instrumentation requiring 12-bit conversion rates up to 65 MSPS. A suitable design should provide a low-jitter sampling clock, matched input-network values, solid reference and supply bypassing, and controlled impedance for high-speed digital traces.
The principal design trade-off is throughput versus resolution: 65 MSPS is useful for wideband or undersampled signals, but 12-bit conversion does not provide the precision of higher-resolution ADCs. Confirm input bandwidth, analog range, output timing, and package-level land-pattern requirements against the manufacturer datasheet before production release.
This page combines verified manufacturer and distributor information with application guidance, compatibility cautions, and source-linked technical context. Pricing, stock, lifecycle status, and full pin-level data are not stated in the supplied records and therefore are not inferred here.
直接替換替代品，適用於 AD9226AST — 相同封裝，腳位對腳位相容。需重新設計 PCB 的不同封裝零件不列入。
此系列的變體
與下列產品可直接替換的同系列型號： AD9226AST （相同外形與佔位） — 差異在於 Package, ADC Type, Intermodulation Distortion, Operating Temperature, RoHS Status.
AD9226ASTZ
✅ 直接替換聯絡詢價
查看資料表 →AD9226ASTZRL
✅ 直接替換聯絡詢價
查看資料表 →AD9226AST 最大額定值與電氣特性
| ADC Type | Pipeline ADC |
| 解析度 | 12 bit |
| 取樣率 | 65 MSPS |
| Number of Inputs | 1 input |
| Input Architecture | Differential pipelined |
| Supply Configuration | Single supply |
| Sample-and-Hold Amplifier | On-chip |
| Voltage Reference | On-chip |
| ENOB | 11.1 bit at 10 MHz input |
| Intermodulation Distortion | -75 dBFS or better at 140 MHz input |
| No Missing Codes | Guaranteed |
| 封裝 | 48-LQFP (7 mm x 7 mm) |
| 腳位數 | 48 pins |
| 安裝類型 | Surface mount |
AD9226AST 48-lqfp (7 mm x 7 mm) 腳位配置指南
AD9226AST（48-lqfp (7 mm x 7 mm) 封裝）的腳位配置。 此類比元件具有輸入、輸出與電源腳位。偏移歸零、補償與致能腳位配置請參閱製造商資料表。適用於訊號調理與放大器電路。
無詳細腳位定義資料： AD9226AST.
請參閱 資料表 以查看完整腳位配置。
典型應用
AD9226AST 適用於 6 應用s: Digital Communications IF Receiver, Wideband Instrumentation Front End, Industrial Vibration and Transient Capture, RF and Microwave Signal Analysis, High-Speed Data Acquisition, Telecommunications Baseband Processing.
Digital Communications IF Receiver
The AD9226AST is a 12-bit, 65-MSPS pipeline ADC designed for high-rate signal acquisition, including the IF undersampling schemes highlighted by Analog Devices. Place it behind the receiver's RF or mixer stage when the desired intermediate frequency can be sampled directly and aliased into the digital bandwidth. Its 11.1-bit ENOB at a 10 MHz input provides a useful starting point for link-budget and demodulation simulations. The design must verify analog input bandwidth, allowable aliasing, clock jitter, differential input impedance, and output timing before fixing the IF plan.
推薦
Wideband Instrumentation Front End
Use the AD9226AST when an instrumentation channel must acquire waveforms at up to 65 MSPS while retaining 12-bit digital resolution. Its on-chip sample-and-hold amplifier and voltage reference reduce the number of external converter blocks, allowing the analog front end to concentrate on gain, bandwidth, anti-alias filtering, and input coupling. The verified 11.1-bit ENOB at 10 MHz is a concrete dynamic-performance reference, not a blanket guarantee at every frequency. Validate full-scale range, source impedance, clock jitter, and acquisition timing against the instrument's measurement bandwidth.
推薦
Industrial Vibration and Transient Capture
The AD9226AST can capture short industrial transients when sampling speed matters more than ultra-high resolution. A 65-MSPS conversion rate allows waveform features to be represented with 12-bit codes, while the differential input architecture helps reject common-mode noise when the source and converter share a carefully controlled reference. The converter should be paired with a suitable sensor amplifier, protection network, and anti-alias filter. Check the industrial temperature grade, isolation strategy, vibration profile, and calibration requirements in the exact ordering documentation.
推薦
RF and Microwave Signal Analysis
For RF and microwave test systems, the AD9226AST is appropriate when a 65-MSPS, 12-bit converter can represent the selected intermediate-frequency content. Analog Devices specifically describes the sample-and-hold amplifier as suitable for undersampling beyond Nyquist-related signal paths, enabling a compact receiver stage without first converting the signal to a lower frequency. The system designer must still calculate alias placement, spectral image rejection, analog gain, and clock-jitter limits. The supplied record reports intermodulation distortion of -75 dBFS or better at 140 MHz, providing a useful benchmark for front-end planning.
推薦
High-Speed Data Acquisition
The AD9226AST fits a compact high-speed data-acquisition module when each channel must sample at up to 65 MSPS and the system can tolerate 12-bit resolution rather than laboratory-grade accuracy. Its monolithic converter combines sampling and reference functions, reducing the number of discrete components in the analog front end. The module should include controlled-impedance routing for digital outputs, a low-noise clock distribution network, local decoupling, and an FPGA or DSP capable of receiving the converter's timing. Confirm output format and voltage levels from the manufacturer datasheet before selecting the receiver logic.
推薦
Telecommunications Baseband Processing
The AD9226AST can serve as the conversion stage in a telecommunications receiver when a 12-bit code width and 65-MSPS throughput match the baseband design. Differential analog signaling, an integrated sample-and-hold amplifier, and an integrated reference help simplify the converter interface, while the multistage pipeline supports high-rate acquisition. Engineers should budget for clock jitter, input full-scale range, filtering, quantization noise, and downstream digital timing. The verified product material does not specify a particular protocol, so the ADC choice must be validated against the system's modulation, channel bandwidth, and required carrier-to-noise performance.
推薦
推薦產品摘要
工程參考資料，適用於 AD9226AST — 比較、設計指引及合規資訊。
選型指南
與替代品比較
| 參數 | 本產品 | AD9226ASTZ | AD9226ASTZRL |
|---|---|---|---|
| Brand | Analog Devices | Analog Devices | Analog Devices |
| Resolution | 12 bit | 12 bit | 12 bit |
| Sampling Rate | 65 MSPS | 65 MSPS | 65 MSPS |
主要差異化特點
- High sampling throughput in a 12-bit converter (對比AD9226ASTZ)
- Integrated sampling and reference functions (對比AD9226ASTZRL)
- Undersampling-oriented signal capture (對比AD9226ASTZ)
設計說明
The supplied data confirms a 65-MSPS differential pipeline ADC and IF undersampling use, so treat the analog input and clock paths as high-speed controlled-impedance structures. Keep the differential pair symmetric, minimize stubs and unnecessary vias, and place input protection and filtering components where their parasitics can be included in the frequency plan. Verify the complete input network against the manufacturer's recommended application circuit rather than relying only on nominal ADC resolution.
Place the analog, reference, and supply bypassing components immediately at their associated device pins. Use a short, low-inductance return path and keep high-current digital return currents away from the sample-and-hold and reference regions. The supplied records identify an integrated sample-and-hold amplifier and voltage reference, but do not specify the official recommended capacitor values; obtain those values from the AD9226 datasheet before finalizing the PCB.
Do not select AD9226ASTZ or AD9226ASTZRL as a drop-in substitute solely because the search results show the same AD9226 family and a 48-LQFP package. Confirm pin assignments, temperature grade, supply limits, timing, output mapping, lifecycle status, and manufacturer-approved ordering codes. Also verify clock jitter and source impedance: a 12-bit nominal resolution does not guarantee 12-bit effective performance in an inadequately conditioned signal chain.
合規資訊
The supplied manufacturer and distributor search results do not state RoHS, REACH, lead-free, halogen-free, conflict-minerals, or AEC-Q100 status for AD9226AST. Confirm the exact ordering code with Analog Devices documentation.