Reported by TechPowerUp on 2026-10-09. Summarized and analyzed by XAIPART Editorial.
What happened
At the Linux Plumbers Conference (LPC) 2026 in Prague on , AMD engineer Bharata Bhasker Rao presented the IBS Memory Profiler, a hardware feature of the upcoming Zen 6 processorsS1.
Instruction-Based Sampling (IBS) is AMD's existing profiling hardware, and Zen 6 adds a separate, lighter instance that only samples data memory accessesS1. Each sample delivers the kernel the physical address of the access and indicates whether the data came from DRAM or external memory such as CXLS1. This is relevant on tiered-memory servers, where Linux must locate frequently used ("hot") pages on slower CXL memory and migrate them to DRAMS1. AMD's EPYC 9006 "Venice" chips support memory expansion via CXL 3.1S1.
Linux currently identifies those pages by scanning page tables and trapping page faults, and AMD proposes feeding the profiler's samples into pghot, an in-development kernel subsystem for hot page trackingS1. On a test system with 256 logical CPUs and 256 GB of CXL memory, XSBench ran at 4.57x over a no-tiering baseline versus 1.18x for the current method, and Graph500 hit 3.17x versus 2.34xS1. Redis showed no gain, and NAS BT landed slightly behind; per-folio promotion cost fell from 26.1 to 15.8 microseconds in an overhead test, though that benchmark finished about 5% slowerS1. These are AMD's own figures, the slides list no virtualization support for the profiler, and EPYC Venice is in production with cloud deployments expected later this yearS1.
| Metric | Reported value | Source |
|---|---|---|
| LPC 2026 presentation date | 2026-10-05, Prague | [S1] |
| Test system | 256 logical CPUs, 256 GB CXL memory | [S1] |
| XSBench speedup (pghot vs current) | 4.57x vs 1.18x over no-tiering | [S1] |
| Graph500 speedup (pghot vs current) | 3.17x vs 2.34x | [S1] |
| Per-folio promotion cost | 26.1 to 15.8 microseconds | [S1] |
| Overhead benchmark delta | about 5% slower | [S1] |
| EPYC Venice CXL support | CXL 3.1 | [S1] |
| Virtualization support for profiler | Not disclosed (slides list none) | [S1] |
Background timeline
- - AMD engineer Bharata Bhasker Rao presents the Zen 6 IBS Memory Profiler at LPC 2026 in Prague [S1].
- - TechPowerUp publishes its summary of the LPC talk [S1].
- No prior milestones disclosed by the source.
XAIPART take
Technical impact
The Zen 6 IBS Memory Profiler is a hardware sampler, not an OS feature, so designers evaluating EPYC 9006 "Venice" platforms must treat it as silicon-tied capability: any benefit only appears on Zen 6 parts and depends on a kernel that consumes the samplesS1. The lack of disclosed virtualization support means hypervisor-mediated tiering on AMD EPYC Venice is unlikely to use this path soon, pushing VM workloads back to software-only page scanning or to alternatives such as Intel's MLDOM/2D-style VM memory tagging. XAIPART analysis
Market impact
For procurement, the immediate effect is on CXL 3.1 tiered-memory configurations built around EPYC Venice: buyers should expect first-generation pghot integration to be uneven, since AMD's own numbers show workload-dependent results from a 4.57x XSBench gain down to no gain on RedisS1. Cloud deployments are expected later this year, so lead-time pressure on EPYC 9006 "Venice" parts and CXL 3.1 expansion modules is plausible but not yet quantified by the source. XAIPART analysis
Action
Engineers designing tiered-memory EPYC Venice servers should plan for a mixed-outcome rollout: validate pghot-driven promotion on representative workloads (HPC, key-value, NAS, graph) before committing to large CXL 3.1 memory-expansion purchases, and budget for kernel-side work since the pghot patches are still in developmentS1. Track upstream pghot patch status and confirm with AMD whether virtualization support will arrive in a follow-up silicon or firmware revision. XAIPART analysis
XAIPART Forecast
XAIPART expects that by , if upstream pghot patches for the Zen 6 IBS Memory Profiler are not merged into a Linux kernel release that EPYC Venice cloud deployments can run, the headline 4.57x XSBench gain reported on AMD's 256 logical CPU / 256 GB CXL test system will not translate into broadly available production speedups for tiered-memory cloud servers. XAIPART analysis
Facts are as reported by the cited source. The design-in, sourcing and forward-looking statements above are XAIPART's analysis, not the source's claims. Uncertainty: all benchmark figures are AMD's own, virtualization support is absent from the disclosed slides, and the source gives no timeline for upstream Linux kernel merging of pghot or for AMD disclosing VM-mode operation.
Corrections: none at publication. This brief will be updated with a timestamp if the source corrects its report.
替代料与生命周期
| 料号 | 关系 | 生命周期 | 依据 |
|---|---|---|---|
| — | 暂无收录替代料 待补充数据 | — | 需 match_type 后才可显示任何前代标签 |
“前代”和“替代”标签仅来自已记录的匹配类型、生命周期状态或来源文本。没有记录匹配时,不显示任何标签。我们自己的商品列表不构成市场参考。
竞争格局
- 21763 个在售商品(XAIPART 此分类)
- 88 收录制造商
- 57 家制造商(过去 30 天内出现在我们的新闻存档中)
统计数据仅反映 XAIPART 目录,不代表市场份额。
受影响的料号
目录中无匹配。 此事件未映射到 XAIPART 当前上架的任何料号。我们不推断匹配,也不显示占位列表。
此事在事件脉络中的位置
- amd-epyc-9006-venice-700-8-core-to-14-904-256-core-what-sp7-sp8-buyers-need
- astera-labs-broadens-aries-7-pcie-7-connectivity-line-for-multi-rack-ai-clusters
- what-amd-s-zen-6-ibs-memory-profiler-means-for-cxl-tiered-memory-server-designs
- amd-gpu-price-hikes-of-up-to-104-hit-china-first-international-board-partners-already-notified
- ibuypower-s-amd-ai-halo-mini-pc-what-the-ryzen-ai-max-pro-495-means-for-compact-workstation-sourcing
- amd-ryzen-ai-7-hx-455-leak-signals-a-cut-back-hx-470-with-z2-extreme-class-radeon-890m-igpu
- AMD公布全部31款Zen 6 EPYC 9006 SKU的千片价格。SP7于2026年第四季度出货,SP8于2027年上半年跟进,以默认CPU功耗取代TDP。 trade
- Astera Labs 为其 Aries 7 产品组合增加重定时器、重驱动器、线缆模块、光驱动器和 TA,样品将于 2026 年第四季度提供,早于 OCP Global Summit 演示。 product launch trade
- AMD 披露了一款面向 CXL 分层内存热页跟踪的 Zen 6 硬件采样器;基准测试差异不一,补丁仍在开发中。 trade
- AMD以内存和制造成本为由,将中国区GPU厂商价格上调最高104美元(RX 9070)。国际市场预计将跟进。 price change trade
- iBUYPOWER将于2026年第四季度起以3999美元起售基于Ryzen AI Max+ PRO 495的迷你工作站。了解设计导入和采购方面的变化。 product launch trade
- A Weibo leak surfaces an 8-core Ryzen AI 7 HX 455 APU with 16 CU Radeon graphics matching the Radeon 890M and 24 MB of L3 cache, pointing at a thinner HX 470 sibling. trade
- Colorful's E-ATX X870E Ultra-S V14 AM5 board ships in China at 1,899 CNY with 16+2+1 80 A VRMs, five M.2 slots and Wi-Fi 7. product launch trade
- A leaked OpenBenchmarking entry for an AMD Gainsborough engineering sample shows 6 cores, 24 GB LPDDR5 at 9600 MT/s, and Furmark parity with today's Steam Deck at lower resolution. trade
因果链仅由已发布的简报构建——没有简报的节点不会绘制。
各维度成本压力
| Dimension | FRED series ID | Unit | Lag | As of |
|---|---|---|---|---|
| 投入成本 | PCOPPUSDM, PALUMUSDM, PNICKUSDM | USD/mt | 96 d | |
| 供需 | PCU334413334413, IPG3344S | index(1982=100) / index(2017=100) | 46 d | |
| 汇率与能源 | DEXCHUS, DCOILBRENTEU, DHHNGSP | rate / USD/bbl / USD/MMBtu | 6 d |
No free authoritative interface for: gold · silver · rare earth · polysilicon · lithium carbonate · market share — listed rather than approximated.
本文如何生成
过程证据——抓取、来源可靠性检查、模型与校验
| Source fetched | TechPowerUp · www.techpowerup.com · 2,834 chars · fetch status success |
|---|---|
| Source sanity (S1) | ok — passed before any model call (no s1_ block recorded) |
| Model / prompt | MiniMax-M3 · prompt Blog Agent - News Summary (v2.8-final) · 6,966 tokens · 21.5s · run completed |
| Gate | verdict hold · 6/6 applicable checks passed · spec v2.9 · C10 ratio 0.113788 · C10 rounds 0 |
| Time contract | 4 <time datetime> values in this brief — 0 violations (+08:00 or date-only) |
上述每一行均由流水线生成,而非人工撰写。
评论
成为第一个评论的人。
🔐 请 登录 即可发表评论。
还没有账户? 注册