EP1810GM883 vs EP1810JC-35 对比

详细并排对比 EP1810GM883 出自 Altera 和 EP1810JC-35 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1810GM883 EP1810JC-35
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $175.00 $5.48
Family Classic EPLD (EP1810 series) —
Device Type UV-Erasable Programmable Logic Device (EPLD) UV-Erasable Complex PLD (UV PLD / CPLD)
Macrocells 48 —
Dedicated Inputs 12 —
User I/O Pins 48 —
Total Terminals 68 —
Global Clocks 4 —
Supply Voltage (Vcc) 4.5 V to 5.5 V (nominal 5 V) 5 V (nominal)
Propagation Delay (tpd) 45 ns (max) 35 ns (max)
Maximum Toggle Frequency (fmax) [DATA_NEEDED: fmax value not in source data; Classic EPLD family typical 35-80 MHz depending on grade] —
Process Technology CMOS, UV-erasable CMOS
封装 68-Pin Ceramic Pin Grid Array (PGA) —
工作温度 -55C to +125C (MIL-STD-883 Class B) —
Screening MIL-STD-883 Class B (suffix '883' denotes MIL processing) —
安装类型 Through-Hole (PGA socket) Surface Mount (J-Lead)
RoHS 状态 [DATA_NEEDED: hermetic ceramic PGA is typically non-RoHS due to lead-bearing solder/finish; not confirmed in source data] Compliant (per Altera listing)
Lead-Free [DATA_NEEDED: military 883B screened parts commonly use SnPb finish] —
Device Family — Classic EPLD (EP1810)
Number of Macrocells — 48
最大时钟频率 — [DATA_NEEDED: fmax for this speed grade]
Maximum Supply Voltage — 5.25 V (per distributor listing)
Package Type — CQCC-68 (Ceramic J-Lead Chip Carrier, QCCJ)
Number of Terminals — 68
Terminal Form — J-Bend
工作温度范围 — 0°C to 70°C (Commercial)
Temperature Grade — Commercial
Erasure Method — UV (quartz-windowed ceramic package)
Lead-Free Status — Lead-free (per distributor listing)
Logic Architecture — Programmable AND/OR array with macrocell outputs

数据手册与资源

浏览全部产品 创建 BOM 获取报价