EP1810GM883 vs EP1810JC-35 비교

다음의 상세 나란히 비교: EP1810GM883 제조: Altera 및 EP1810JC-35 제조: Intel. 주요 사양, 전기적 파라미터, 패키징, 수명 주기 상태, 가격 및 재고를 비교하여 설계 요구 사항에 가장 적합한 부품을 결정하십시오.

사양 비교

파라미터 EP1810GM883 EP1810JC-35
브랜드 Altera Intel
카테고리 FPGA & CPLD FPGA & CPLD
수명 주기 상태 Obsolete Obsolete
재고 상태 In Stock In Stock
단가 (USD) $175.00 $5.48
Family Classic EPLD (EP1810 series) —
Device Type UV-Erasable Programmable Logic Device (EPLD) UV-Erasable Complex PLD (UV PLD / CPLD)
Macrocells 48 —
Dedicated Inputs 12 —
User I/O Pins 48 —
Total Terminals 68 —
Global Clocks 4 —
Supply Voltage (Vcc) 4.5 V to 5.5 V (nominal 5 V) 5 V (nominal)
Propagation Delay (tpd) 45 ns (max) 35 ns (max)
Maximum Toggle Frequency (fmax) [DATA_NEEDED: fmax value not in source data; Classic EPLD family typical 35-80 MHz depending on grade] —
Process Technology CMOS, UV-erasable CMOS
패키지 68-Pin Ceramic Pin Grid Array (PGA) —
동작 온도 -55C to +125C (MIL-STD-883 Class B) —
Screening MIL-STD-883 Class B (suffix '883' denotes MIL processing) —
실장 유형 Through-Hole (PGA socket) Surface Mount (J-Lead)
RoHS 상태 [DATA_NEEDED: hermetic ceramic PGA is typically non-RoHS due to lead-bearing solder/finish; not confirmed in source data] Compliant (per Altera listing)
Lead-Free [DATA_NEEDED: military 883B screened parts commonly use SnPb finish] —
Device Family — Classic EPLD (EP1810)
Number of Macrocells — 48
최대 클록 주파수 — [DATA_NEEDED: fmax for this speed grade]
Maximum Supply Voltage — 5.25 V (per distributor listing)
Package Type — CQCC-68 (Ceramic J-Lead Chip Carrier, QCCJ)
Number of Terminals — 68
Terminal Form — J-Bend
동작 온도 범위 — 0°C to 70°C (Commercial)
Temperature Grade — Commercial
Erasure Method — UV (quartz-windowed ceramic package)
Lead-Free Status — Lead-free (per distributor listing)
Logic Architecture — Programmable AND/OR array with macrocell outputs

데이터시트 & 자료

모든 제품 보기 BOM 생성 견적 요청