EP1S80F1020C7 vs EP1S80F1020C6 对比

详细并排对比 EP1S80F1020C7 出自 Altera 和 EP1S80F1020C6 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1S80F1020C7 EP1S80F1020C6
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $195.00 $1,180.00
Series Stratix Stratix
Logic Elements 79,040 79,040
System Gates (typical) 7,427,520 —
Logic Array Blocks (LABs) 7,904 —
User I/O Pins 773 —
Total Package Pins 1020 (ball) —
Package Type FBGA-1020 (33 x 33 mm, 1 mm pitch) FC-FBGA (flip-chip fine-pitch BGA), 33 x 33 mm, 1.0 mm pitch
Core Supply Voltage (VCCINT) 1.425 V to 1.575 V 1.5 V nominal (1.425 V to 1.575 V)
工作温度 0 C to 85 C (Commercial) —
Logic Family CMOS, SRAM-based configuration —
Process Technology 1.5 V, 0.13 um CMOS 130 nm CMOS
Configuration Modes Passive Serial (PS), Fast Passive Parallel (FPP), JTAG —
PLLs 12 (per datasheet family) —
Memory TriMatrix embedded SRAM blocks —
DSP Blocks Dedicated hardware multipliers/accumulators —
安装类型 Surface Mount (BGA) Surface Mount
RoHS 状态 Compliant (lead-free FBGA) [DATA_NEEDED: rohs status]
Total RAM Bits — 7,427,520
Number of Logic Blocks / LABs — 9,191
Number of I/O Pins (max) — 773 user I/O
Number of Pins / Balls — 1020
Speed Grade — C6
Operating Temperature (Commercial) — 0 C to +85 C
Maximum Internal Clock Frequency — 450.05 MHz
Family Description — FPGA - Field Programmable Gate Array
Embedded Memory — TriMatrix (three block sizes, true/simple dual-port)
Configuration Interface — JTAG (IEEE 1149.1) + serial/parallel configuration device
Design Tool — Quartus II (legacy, Stratix family)
湿敏等级(MSL) — [DATA_NEEDED: MSL rating]

数据手册与资源

浏览全部产品 创建 BOM 获取报价