EP1SGX25DF1020I6N vs EP1SGX40DF1020I6N 对比

详细并排对比 EP1SGX25DF1020I6N 出自 Intel 和 EP1SGX40DF1020I6N 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1SGX25DF1020I6N EP1SGX40DF1020I6N
品牌 Intel Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 有效
库存状态 有库存 有库存
单价(USD) $165.00 $1,450.00
Family Stratix GX Stratix (First Generation)
Series EP1SGX25 Stratix GX
Logic Elements 25,660 —
Configurable Logic Blocks (CLBs) 2,566 —
User I/Os 607 —
Maximum Operating Frequency [DATA_NEEDED: max internal clock frequency in MHz] —
Process Technology 130 nm CMOS —
Core Supply Voltage 1.425 V to 1.575 V (1.5 V nominal) 1.425 V to 1.575 V (1.5 V nominal)
Multi-Gigabit Transceivers Integrated (up to 3.125 Gbps per channel) —
封装 1020-ball FC-FBGA, 33 mm × 33 mm, 1.0 mm pitch —
安装类型 Surface Mount (BGA) Surface Mount (BGA)
Lead Finish Lead Free —
工作温度 0 °C to +85 °C (industrial) 0 C to 85 C (industrial grade 'I')
MSL 等级 [DATA_NEEDED: moisture sensitivity level] [DATA_NEEDED: MSL rating]
RoHS 状态 Compliant [DATA_NEEDED: confirm RoHS on datasheet]
Memory Embedded TriMatrix memory blocks —
DSP Blocks Integrated DSP blocks for fixed/floating-point arithmetic —
Clock Management PLLs with dynamic phase alignment (DPA) —
Grade Identifier I6 (industrial, speed grade 6) —
Manufacturer Intel (formerly Altera) Intel (formerly Altera)
Number of Logic Elements (LEs) — 41,250
Number of LABs (Logic Array Blocks) — 4,125
Total RAM Bits — 3,423,744
Maximum User I/O Pins — 624
Number of I/O Banks — [DATA_NEEDED: I/O bank count]
High-Speed Transceivers — Integrated GX SerDes (channels, data rate: [DATA_NEEDED: per Stratix GX handbook])
Embedded DSP Blocks — Yes (DSP block count: [DATA_NEEDED: per device datasheet])
封装 / 外壳 — 1020-BBGA / 1020-FBGA
Package Size — 33 x 33 mm, 1.0 mm pitch
Supplier Device Package — 1020-FBGA (33 x 33)
Speed Grade — 6 (I6)
Logic Family — CMOS (SRAM-based configuration)
Packaging — Tray / Bulk
Configuration Mode — Passive Serial / Fast Passive Parallel / JTAG (per Stratix GX handbook)

数据手册与资源

浏览全部产品 创建 BOM 获取报价