EP20K400GC655-2V vs EP20K400GI655-2 对比

详细并排对比 EP20K400GC655-2V 出自 Altera 和 EP20K400GI655-2 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Altera
EP20K400GC655-2V EP20K400GC655-2V - 400K Gate APEX-20KC FPGA 655-CPGA | Altera

EP20K400GC655-2V - 400K Gate APEX-20KC FPGA 655-CPGA | Altera

EP20K400GC655-2V ⚠ 最后一次采购

规格对比

参数 EP20K400GC655-2V EP20K400GI655-2
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 最后采购期 Obsolete
库存状态 有库存 有库存
单价(USD) $92.75 $175.00
Series APEX-20KC APEX 20K (EP20K400)
Family APEX 20KC (1.8 V, LVDS) —
Logic Elements 16,640 —
Total RAM Bits 212,992 —
System Gates ~400,000 (typical marketing figure) —
Number of I/O [DATA_NEEDED: I/O count] —
Core Voltage (VCCINT) 2.375 V to 2.625 V (nominal 2.5 V) —
Propagation Delay 3.000 ns 3.1 ns (typical)
Process Technology CMOS, 0.18 um —
LVDS Support Yes —
封装 655-CPGA (62.48 x 62.48 mm) SPGA-655 (47 mm x 47 mm)
Package Type Ceramic Pin Grid Array, through-hole —
安装类型 Through-hole (CPGA) Through-Hole / Socket
Speed Grade -2 —
工作温度 [DATA_NEEDED: temperature grade] -40C to +85C (industrial)
RoHS 状态 unknown [DATA_NEEDED: RoHS status]
Lead-Free unknown —
Architecture MultiCore (LUT + product-term + embedded memory) —
Manufacturer — Altera Corporation
Device Type — Field Programmable Gate Array (FPGA)
Typical Gate Count — 400,000 gates
Logic Elements (LE) — 16,640
Maximum User I/O — 496
Dedicated Inputs — 6
Number of Terminals — 655
Nominal Supply Voltage — 2.5 V
Supply Voltage Range — 2.375 V to 2.625 V
Technology — CMOS SRAM
Moisture Sensitivity Level — 1 (per Altera family)
Configuration Method — JTAG, Passive Serial, Passive Parallel
I/O Standards Supported — LVTTL, LVCMOS, PCI, GTL+
Embedded Memory — Embedded System Blocks (ESBs)
生命周期状态 — Obsolete (legacy Altera APEX 20K family)

数据手册与资源

浏览全部产品 创建 BOM 获取报价