EP20K600CB652C7 vs EP20K600CB652C7ES 对比

详细并排对比 EP20K600CB652C7 出自 Altera 和 EP20K600CB652C7ES 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP20K600CB652C7 EP20K600CB652C7ES
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $1,320.00 $195.00
Series APEX 20K —
Family APEX 20KC APEX 20KC
System Gates 600,000 600,000
Logic Elements 24,320 24,320
Embedded RAM 311,296 bits —
User I/O Count 488 —
封装 652-ball BGA —
Process Technology 0.15 µm CMOS (all-layer copper interconnect) 0.15 µm CMOS
Core Voltage 1.8 V —
I/O Voltage Support 1.8V / 2.5V / 3.3V / 5V (MultiVolt) —
Maximum Frequency 375.94 MHz —
Architecture MultiCore (LUT + embedded memory) —
工作温度 Commercial (0C to +70C) 0 °C to +85 °C (commercial)
Speed Grade C7 —
RoHS 状态 [DATA_NEEDED: RoHS compliance status] [DATA_NEEDED: RoHS status]
Maximum System Gates — 1,053,840
Embedded Memory Bits — 311,296
Embedded System Blocks (ESB) — 26
Maximum User I/O — 488
User I/O (this package) — 488 (652-BGA)
Supply Voltage - Core — 1.71 V to 1.89 V (1.8 V nominal)
Maximum Internal Clock Frequency — 1666.6 MHz
Propagation Delay — 1.6 ns
Package Type — 652-ball FineLine BGA
JEDEC Package Code — S-PBGA-B652
Configuration Modes — Passive Serial, Passive Parallel, JTAG
JTAG Boundary Scan — IEEE 1149.1 compliant
PLLs — 4
安装类型 — Surface Mount (BGA)

数据手册与资源

浏览全部产品 创建 BOM 获取报价