EP20K600CF672C-7 vs EP20K600CF672C6 对比

详细并排对比 EP20K600CF672C-7 出自 Altera 和 EP20K600CF672C6 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP20K600CF672C-7 EP20K600CF672C6
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $1,620.00 $480.00
Device Family APEX 20KC —
Typical Gates 600,000 —
Logic Elements 24,576 —
Maximum User I/O 508 —
Embedded Memory (ESB) 311 kbits —
Number of Terminals 672 —
Package Type 672-BBGA, FCBGA —
Package Dimensions 45 x 45 mm —
Ball Pitch 1.27 mm —
Process Technology 0.18 µm all-layer copper-metal (APEX 20KC) 0.18 µm CMOS, 6 metal layers
Speed Grade -7 -6 (C6)
Propagation Delay 1.48 ns —
工作温度 0 °C to 85 °C (Commercial) 0 °C to +85 °C (commercial)
Configuration Interface EPC (Enhanced Configuration) device family —
安装类型 Surface Mount —
Lead-Free / RoHS [DATA_NEEDED: lead-free/RoHS status not stated in verified web data] —
Family — APEX 20KC
Typical Gate Count — 600,000 gates
Logic Elements (LEs) — 24,320
Embedded System Blocks (ESBs) — 160 (each 2,048 bits)
Maximum Embedded RAM — 311,296 bits (311 kbit)
Maximum User I/O Pins — 508
封装 — 672-ball FineLine BGA (CF672)
Package Body Size — 27 mm × 27 mm
Core Voltage — 1.8 V
I/O Standards Supported — LVCMOS, LVTTL, HSTL, SSTL, GTL+
Embedded PLLs — 4
Configuration Method — SRAM-based, JTAG, EPC16/EPC2
RoHS 状态 — Non-RoHS (legacy process)

数据手册与资源

浏览全部产品 创建 BOM 获取报价