EP3SE260H780C4N vs EP3SE260H780C3N 对比

详细并排对比 EP3SE260H780C4N 出自 Intel 和 EP3SE260H780C3N 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SE260H780C4N EP3SE260H780C3N
品牌 Intel Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 有效
库存状态 有库存 有库存
单价(USD) $1,395.00 $1,325.00
Family Stratix III E (Enhanced) —
Logic Elements 255,000 —
Logic Array Blocks (LABs) 10,200 —
Total RAM Bits 16,672,768 —
Embedded Memory M9K and M144K blocks —
User I/O Pins 488 —
DSP Blocks (18x18 Multipliers) 768 —
PLLs 12 —
Process Node 65 nm CMOS —
Core Voltage 0.86 V to 1.15 V —
Maximum Core Clock Frequency 450 MHz —
封装 780-ball FCBGA (Flip Chip BGA) 780-BBGA, FCBGA (H780)
安装类型 Surface Mount Surface Mount
湿敏等级(MSL) 3 (168 hours) [DATA_NEEDED: MSL level per JEDEC J-STD-020]
工作温度 0C to +85C (commercial) 0 °C to +85 °C (C grade, commercial)
Configuration Method Serial/Parallel via Quartus II SRAM-based, configured via JTAG / passive / active serial / fast passive parallel
Series — Stratix® III E
Logic Elements (LE) — 255,000
Embedded Memory (bits) — 16,672,768
Number of LABs/CLBs — 10,200
User I/Os — 488
Number of Pins / Balls — 780
Process Technology — 40 nm CMOS
Maximum Core Frequency — [DATA_NEEDED: maximum core frequency MHz]
Supply Voltage (VCCINT) — [DATA_NEEDED: VCCINT nominal V]
Transceivers — [DATA_NEEDED: number of embedded transceivers and max data rate]
DSP Blocks — [DATA_NEEDED: number of DSP blocks and precision]
RoHS 状态 — Compliant (lead-free 'N' suffix)
Design Toolchain — Altera Quartus II (legacy); Intel Quartus Prime

数据手册与资源

浏览全部产品 创建 BOM 获取报价