EP3SE50F484C4LN vs EP3SE50F484I4LN 对比

详细并排对比 EP3SE50F484C4LN 出自 Intel 和 EP3SE50F484I4LN 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SE50F484C4LN EP3SE50F484I4LN
品牌 Intel Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 Obsolete
库存状态 有库存 有库存
单价(USD) $772.12 $895.00
Family Stratix III E Stratix III E
Logic Elements (LE) 47,500 47,500
LABs/CLBs 1900 —
Total RAM Bits 2,344,448 (2286 Kbit) —
Number of I/O 296 —
Number of Multipliers (18x18) 384 —
Voltage - Supply (Core) 0.85 V to 1.1 V —
Voltage - Supply (I/O) 1.5 V / 1.8 V / 2.5 V / 3.3 V —
安装类型 Surface Mount —
工作温度 0C to +85C (commercial) -40C to +100C (industrial I4 grade)
封装 / 外壳 484-BBGA, FCBGA (FineLine BGA) —
Lead Free / RoHS Lead free / RoHS compliant —
Process Node 40 nm CMOS 65 nm
Speed Grade C4 —
Configuration FPP / AS / JTAG SRAM-based (external flash/EPCS required)
Logic Array Blocks (LABs) — 1,900
Embedded Memory — 5.76 Mbit (estimated from 47.5K LE family)
User I/O Count — 296
Core Voltage (VCCINT) — 0.9 V
Auxiliary Voltage (VCCAUX) — 1.1 V
I/O Voltage (VCCIO) — 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.0 V (bank-dependent)
封装 — 484-ball FBGA (FineLine BGA)
Pin/Pitch — 484 balls, 1.0 mm pitch
RoHS 状态 — Compliant (LN suffix indicates lead-free)
Lead-Free — Yes (LF / N suffix indicates lead-free)
Transceivers — 0 (F484 package does not include transceiver banks)
PLL Count — Up to 12 (estimated for Stratix III E family)
DSP Blocks (18x18 Multipliers) — [DATA_NEEDED: DSP block count]
Design Tool — Quartus II (legacy, support via Altera/Intel subscription)

数据手册与资源

浏览全部产品 创建 BOM 获取报价