EP3SE50F484C4N vs EP3SE50F484I4LN 对比

详细并排对比 EP3SE50F484C4N 出自 Altera 和 EP3SE50F484I4LN 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SE50F484C4N EP3SE50F484I4LN
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 Obsolete
库存状态 有库存 有库存
单价(USD) $468.11 $895.00
Family Stratix III E Stratix III E
Logic Elements 47,500 —
Number of LABs/CLBs 1,900 —
Total RAM Bits 5,760 Kbit —
Number of I/O 296 —
Number of PLLs 4 —
Maximum Operating Frequency 450 MHz —
Core Voltage 1.1 V —
Process Technology 65 nm —
封装 484-BBGA, FCBGA 484-ball FBGA (FineLine BGA)
安装类型 Surface Mount —
工作温度 0C to +85C (Commercial) -40C to +100C (industrial I4 grade)
Supplier Device Package 484-FBGA (23x23 mm) —
RoHS 状态 [DATA_NEEDED: rohs_status] Compliant (LN suffix indicates lead-free)
Lead Free [DATA_NEEDED: lead_free_status] —
湿敏等级(MSL) 3 (168 Hours) —
Logic Elements (LE) — 47,500
Logic Array Blocks (LABs) — 1,900
Embedded Memory — 5.76 Mbit (estimated from 47.5K LE family)
User I/O Count — 296
Process Node — 65 nm
Core Voltage (VCCINT) — 0.9 V
Auxiliary Voltage (VCCAUX) — 1.1 V
I/O Voltage (VCCIO) — 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.0 V (bank-dependent)
Pin/Pitch — 484 balls, 1.0 mm pitch
Configuration — SRAM-based (external flash/EPCS required)
Lead-Free — Yes (LF / N suffix indicates lead-free)
Transceivers — 0 (F484 package does not include transceiver banks)
PLL Count — Up to 12 (estimated for Stratix III E family)
DSP Blocks (18x18 Multipliers) — [DATA_NEEDED: DSP block count]
Design Tool — Quartus II (legacy, support via Altera/Intel subscription)

数据手册与资源

浏览全部产品 创建 BOM 获取报价