EP3SE50F780C4G vs EP3SE50F780C4N 对比

详细并排对比 EP3SE50F780C4G 出自 Intel 和 EP3SE50F780C4N 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SE50F780C4G EP3SE50F780C4N
品牌 Intel Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 有效 不推荐新设计
库存状态 有库存 有库存
单价(USD) $593.00 $1,430.00
Family Stratix III E Stratix III E
Series Stratix III —
Logic Elements 47,500 LE —
Adaptive Logic Modules (ALMs) 19,000 ALM —
Embedded Memory 5.76 Mbit (5760000 bit) —
Number of I/Os 488 —
Number of Logic Array Blocks (LABs) [DATA_NEEDED: LAB count from datasheet] —
Number of Multipliers (18x18) [DATA_NEEDED: 18x18 multiplier count] —
Process Technology 40 nm TSMC —
Core Supply Voltage 1.1 V —
工作温度范围 0 C to +85 C (commercial) —
封装 780-ball FBGA (FCBGA) 780-Ball FBGA, 29 mm x 29 mm, 1.0 mm pitch
安装类型 Surface Mount (SMD/SMT) Surface Mount (BGA)
RoHS 状态 Compliant Lead-free / RoHS compliant
Lead-Free Yes —
MSL 等级 MSL3 (per JEDEC J-STD-020) 3 (per JEDEC J-STD-020, FBGA package)
Configuration Memory SRAM-based (volatile, requires configuration device) —
Design Software Quartus II —
Logic Elements (LE) — 47,500
Embedded Memory Bits — 5,760,000
Embedded Memory (M9K/M144K blocks) — 488 (per family datasheet)
Number of LABs — 1900
Maximum User I/Os — 488
DSP Blocks (18x18 multipliers) — 432
PLLs — 12 (per family datasheet)
Maximum Operating Frequency — 717 MHz
Transceiver Channels — Up to 12 (per family, model-dependent)
Transceiver Data Rate — Up to 6.375 Gbps (per Stratix III E family)
Process Node — 40 nm
电源电压 — Core 0.9 V, I/O 1.2 V-3.3 V (multi-rail)
工作温度 — 0C to +85C (C4 commercial grade)
Configuration Modes — JTAG, Passive Serial, Fast Passive Parallel
Hard Memory Controller — DDR2/DDR3 SDRAM (per Stratix III E family)

数据手册与资源

浏览全部产品 创建 BOM 获取报价