EP3SE50F780C4L vs EP3SE50F780C4N 对比

详细并排对比 EP3SE50F780C4L 出自 Intel 和 EP3SE50F780C4N 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SE50F780C4L EP3SE50F780C4N
品牌 Intel Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 不推荐新设计
库存状态 有库存 有库存
单价(USD) $1,320.00 $1,430.00
Series Stratix III E —
Family Stratix III Stratix III E
Logic Elements (LE) 47,500 47,500
Embedded Memory 5,760,000 bits —
User I/Os 488 —
DSP Blocks (18x18 multipliers) 304 (19x16) 432
封装 780-ball FCBGA (Flip-Chip BGA) 780-Ball FBGA, 29 mm x 29 mm, 1.0 mm pitch
Process Node 40 nm 40 nm
Core Voltage 1.1 V —
Speed Grade C4 (commercial, speed 4) —
Lead-Free (L suffix) Yes —
Configuration Method Passive Serial / Fast Passive Parallel / JTAG / Enhanced —
工作温度 [DATA_NEEDED: full industrial/commercial grade] 0C to +85C (C4 commercial grade)
RoHS 状态 Compliant (lead-free) Lead-free / RoHS compliant
Transceivers [DATA_NEEDED: per Stratix III E variant] —
PLLs [DATA_NEEDED: PLL count] 12 (per family datasheet)
Embedded Memory Bits — 5,760,000
Embedded Memory (M9K/M144K blocks) — 488 (per family datasheet)
Number of LABs — 1900
Maximum User I/Os — 488
Maximum Operating Frequency — 717 MHz
Transceiver Channels — Up to 12 (per family, model-dependent)
Transceiver Data Rate — Up to 6.375 Gbps (per Stratix III E family)
安装类型 — Surface Mount (BGA)
电源电压 — Core 0.9 V, I/O 1.2 V-3.3 V (multi-rail)
Configuration Modes — JTAG, Passive Serial, Fast Passive Parallel
MSL 等级 — 3 (per JEDEC J-STD-020, FBGA package)
Hard Memory Controller — DDR2/DDR3 SDRAM (per Stratix III E family)

数据手册与资源

浏览全部产品 创建 BOM 获取报价