EP3SL200H780C4 vs EP3SL200H780C3N 对比

详细并排对比 EP3SL200H780C4 出自 Altera 和 EP3SL200H780C3N 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP3SL200H780C4 EP3SL200H780C3N
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 不推荐新设计 不推荐新设计
库存状态 有库存 有库存
单价(USD) $1,210.00 $4,995.00
Series Stratix III L —
Device Type FPGA - Field Programmable Gate Array —
Logic Elements 200,000 200,000
Number of LABs/CLBs 8000 —
Total RAM Bits 10,901,504 —
Number of I/O 488 —
Number of Gates [DATA_NEEDED: total gate count not in source data] —
Voltage - Supply 0.9 V (core), 1.1 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V (I/O) —
工作温度 0C to +85C (commercial) 0C to +85C (commercial)
Internal Operating Frequency Up to 800 MHz —
安装类型 Surface Mount Surface Mount
封装 / 外壳 780-BBGA, FCBGA —
Supplier Device Package 780-FCBGA —
Process Node 40 nm TSMC 40 nm
Multiplier Count (9-bit) 488 —
RoHS 状态 Compliant (lead-free) —
MSL 等级 [DATA_NEEDED: MSL level] 3
Family — Stratix III L (low-power)
Embedded Memory Bits — 10,901,504 bits
Logic Array Blocks (LABs) — 8,000
User I/Os — 488
封装 — 780-Ball FCBGA (HBGA), 29 x 29 mm
Maximum Internal Clock Frequency — 800 MHz
Transceivers — 24 channels, up to 3.75 Gbps
DSP Blocks — 384
Speed Grade — C3 (commercial, -3 speed)
Voltage - Core — 0.9 V / 1.0 V (core, VCC)
Voltage - I/O — 1.2 V to 3.3 V (VCCIO banks)
Lead-Free / RoHS — Yes
Mounting Pitch — 1.0 mm ball pitch
PLLs — 12 (Stratix III PLL array)
Configuration — JTAG IEEE Std 1149.1, passive/active serial

数据手册与资源

浏览全部产品 创建 BOM 获取报价