EP610DC-10 vs EP610DC-25 对比

详细并排对比 EP610DC-10 出自 Intel 和 EP610DC-25 出自 Rochester Electronics。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Rochester Electronics
EP610DC-25 EP610DC-25 - 16-Macrocell Classic EPLD, 25ns tPD, CDIP-24 | Rochester

EP610DC-25 - 16-Macrocell Classic EPLD, 25ns tPD, CDIP-24 | Rochester

EP610DC-25 ✓ 量产中

规格对比

参数 EP610DC-10 EP610DC-25
品牌 Intel Rochester Electronics
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 有效
库存状态 有库存 有库存
单价(USD) $7.95 $9.95
Device Family Altera Classic EPLD —
Macrocells 16 16
Maximum Pipelined Data Rate 100 MHz —
Pin-to-Pin Propagation Delay (tpd) 10 ns —
Speed Grade -10 —
封装 24-pin CDIP (Ceramic DIP, windowed) 24-pin CDIP (Ceramic DIP, through-hole)
安装类型 Through-Hole Through Hole
Technology CMOS, EPROM-based (UV-erasable) CMOS EPROM (UV-erasable)
电源电压 5 V (single supply) —
工作温度 0C to +70C (commercial) 0 C to +70 C
I/O Pins [DATA_NEEDED: exact I/O count for CDIP-24 variant] —
Logic Elements 16 macrocells (programmable AND/OR array) —
Configuration Memory UV-erasable EPROM —
Reprogrammable Yes (UV erase window on package) —
RoHS 状态 [DATA_NEEDED: not stated in verified web data] —
Family — Altera Classic EPLD
Product Type — EPLD (Erasable Programmable Logic Device)
Equivalent Gates — 300
Maximum Propagation Delay (tPD) — 25 ns
Pipelined Data Rate — Up to 100 MHz
Number of I/O Pins — 22
Number of Dedicated Inputs — 4
Total Pin Count — 24
Supply Voltage (VCC) — 4.75 V to 5.25 V (5 V nominal)
Programming Method — JEDEC fuse-map / UV-erase
Speed Grade Suffix — -25 (25 ns tPD)

数据手册与资源

浏览全部产品 创建 BOM 获取报价