EPC1LC20-W vs EPC1LC20-WCEC52 对比

详细并排对比 EPC1LC20-W 出自 Altera 和 EPC1LC20-WCEC52 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC1LC20-W EPC1LC20-WCEC52
品牌 Altera Altera
分类 Memory ICs Memory ICs
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $9.85 $7.45
存储器类型 OTP (One-Time Programmable) Configuration PROM OTP Configuration PROM (Anti-fuse)
存储容量 1 Mbit 1 Mbit (1,048,576 bits)
Configuration Clock (DCLK) 8 MHz maximum 8 MHz maximum
电源电压 3.3 V and 5.0 V —
接口 Altera serial configuration (DCLK / DATA / nCONFIG / nSTATUS) Serial (Altera FPP/PS configuration protocol)
In-System Programming Yes - IEEE 1149.1 (JTAG) ISP at 3.3 V / 5.0 V —
封装 20-PLCC J-lead (9x9 mm) 20-pin PLCC (J-lead, through-hole, 9x9 mm)
Lead Finish Pb-free (matte tin) - "-W" suffix —
Daisy-Chain Support Yes - multiple EPC1 / EPC2 devices cascade to program larger FPGAs —
Compression Support Yes - stores compressed Altera FPGA bitstreams —
工作温度范围 [DATA_NEEDED: operating temperature range] —
Programming Cycles 1 (OTP) —
Target FPGA Families Cyclone, FLEX 6000 / 10K / 10KE, ACEX 1K, APEX 20K, Mercury —
RoHS 状态 Compliant (Pb-free -W finish) [DATA_NEEDED: RoHS status]
安装类型 Surface Mount (PLCC socket or direct solder) —
存储组织 — 212,942 x 1 bit
Supply Voltage (VCC) — 3.3 V
I/O Voltage Tolerance — 5.0 V (FPGA interface)
In-System Programmability — Yes (IEEE 1149.1 JTAG)
Programmability — One-Time Programmable (OTP)
工作温度 — -40C to +85C (industrial)
Package Mounting — Through-hole (also accepts PLCC socket)
Lead-Free — [DATA_NEEDED: lead-free status]
Compatible FPGA Families — Cyclone, Stratix, APEX, ACEX, MAX series
Programming Interface — JTAG (IEEE Std 1149.1) ISP
引脚数量 — 20
生命周期状态 — Obsolete (recommended replacement: EPCQ family or newer serial config devices)

数据手册与资源

浏览全部产品 创建 BOM 获取报价