EPC2L120N vs EPC2L20N 对比
详细并排对比 EPC2L120N 出自 Intel 和 EPC2L20N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况，以确定最适合您设计需求的元器件。
规格对比
| 参数 | EPC2L120N | EPC2L20N |
|---|---|---|
| 品牌 | Intel | Altera |
| 分类 | FPGA & CPLD | Memory ICs |
| 生命周期状态 | Obsolete | 不推荐新设计 |
| 库存状态 | 有库存 | 有库存 |
| 单价（USD） | $7.85 | $17.20 |
| Device Type | Configuration Device for SRAM-based LUT FPGAs | — |
| Manufacturer | Intel (formerly Altera) | — |
| Family | EPC2 (Enhanced Configuration Device) | — |
| Memory Capacity | 165,888 bits (400,000 gates equivalent) | — |
| Operating Voltage (VCCIO) | 2.7 V to 3.6 V | — |
| 5V Tolerance | Yes (5V-tolerant I/O) | — |
| Configuration Clock (FPP) | Up to 66 MHz | — |
| Configuration Clock (PS) | Up to 33 MHz | — |
| Internal Oscillator | 8 MHz with programmable divider | — |
| JTAG Interface | IEEE Std 1149.1 compliant, ISP support | — |
| Programming Cycles | 100,000 erase/program cycles | — |
| Sector Erase Time | [DATA_NEEDED: typical sector erase time] | — |
| 封装 | 84-pin PLCC (J-Lead) | — |
| Configuration Schemes | FPP, PS, JTAG, daisy chain | — |
| 工作温度 | [DATA_NEEDED: industrial temp range] | 0C to +70C (commercial) |
| Supported FPGA Families | Cyclone, APEX, FLEX, Mercury, ACEX, Stratix | Altera APEX, ACEX, Cyclone, FLEX 10K, Mercury (per datasheet) |
| RoHS 状态 | unknown | Compliant |
| 功能 | — | In-System Programmable Configuration PROM for SRAM-based LUT FPGAs |
| 存储容量 | — | 1.6 Mbit |
| Programmable Type | — | In System Programmable (ISP) |
| Supply Voltage - VCCINT/VCCIO | — | 3.0 V to 3.6 V or 4.5 V to 5.5 V |
| 封装 / 外壳 | — | 20-LCC (J-Lead), PLCC-20 |
| Packaging | — | Tube |
| Configuration Interface | — | Serial (Altera FPP / PS configuration scheme) |
| Cascade Support | — | Yes (multi-PROM chain via CE control) |
| Programming Method | — | In-system via 4-wire ISP / JTAG-style |
| 安装类型 | — | Surface Mount (J-Lead PLCC) |
| 引脚数量 | — | 20 |
| Lead Finish | — | Matte Tin (Pb-free) |
| MSL 等级 | — | 3 (168 hours) |