EPM3064ALC44-10N vs EPM3064ALC44-10 对比

详细并排对比 EPM3064ALC44-10N 出自 Altera 和 EPM3064ALC44-10 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM3064ALC44-10N EPM3064ALC44-10
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $4.25 $4.12
Product Family MAX 3000A —
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 64 —
Logic Array Blocks (LABs) 4 —
User I/O Pins 34 —
Usable Gates 1,250 1,250
Propagation Delay (tPD) 10 ns —
Maximum Counter Frequency 227.3 MHz —
Supply Voltage (VCCINT) 3.0 V to 3.6 V 3.3 V
I/O Bank Voltage (VCCIO) 3.0 V to 3.6 V (MultiVolt) —
Configuration Memory CMOS EEPROM —
In-System Programmability Yes (IEEE 1149.1 JTAG, IEEE 1532 compliant) —
封装 44-pin PLCC (LC44) 44-PLCC (J-Lead)
安装类型 Surface Mount (PLCC socket compatible) Surface Mount (PLCC socket compatible)
工作温度 [DATA_NEEDED: commercial / industrial grade] 0°C to +70°C (commercial)
RoHS 状态 Compliant Compliant (lead-free L suffix indicates Pb-free package)
Open-Drain Output Option Yes (per I/O pin) —
Output Slew-Rate Control Programmable —
Family — MAX 3000A
Logic Elements / Macrocells — 64 macrocells
Number of Logic Array Blocks (LABs) — 4
Maximum User I/O Pins — 34
Pin-to-Pin Delay (tPD) — 10 ns
Maximum Counter Frequency (fCNT) — 192.3 MHz
Maximum Operating Frequency (fMAX) — [DATA_NEEDED: fMAX internal]
Process Technology — 0.30 µm CMOS EEPROM
Programmability — In-system programmable (JTAG IEEE 1149.1)
MultiVolt I/O — 2.5V / 3.3V / 5.0V interface compatible

数据手册与资源

浏览全部产品 创建 BOM 获取报价