EPM3064ATC-100-10N vs EPM3064ATI100-10N 对比

详细并排对比 EPM3064ATC-100-10N 出自 Altera 和 EPM3064ATI100-10N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Altera
EPM3064ATC-100-10N EPM3064ATC-100-10N - 64-Macrocell MAX 3000A CPLD, 10ns | Altera

EPM3064ATC-100-10N - 64-Macrocell MAX 3000A CPLD, 10ns | Altera

EPM3064ATC-100-10N ✓ 量产中

规格对比

参数 EPM3064ATC-100-10N EPM3064ATI100-10N
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 有效 有效
库存状态 有库存 有库存
单价(USD) $2.20 $9.80
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macro Cells 64 —
Logic Array Blocks (LABs) 2 4
User I/O Pins 66 —
Usable Gates (min) 600 —
Usable Gates (typical) 1,250 —
Pin-to-Pin Delay (tPD) 10 ns 10 ns (-10 speed grade)
Counter Frequency (fCNT) 227.3 MHz —
Supply Voltage (VCCINT) 3.3 V —
In-System Programmability Yes (IEEE 1532 / JTAG 1149.1) —
Programming Interface 4-pin JTAG (TCK/TMS/TDI/TDO) —
封装 TQFP-100 100-pin TQFP (industrial)
安装类型 Surface Mount —
工作温度 0C to +70C (commercial) -40 C to +85 C (industrial)
RoHS 状态 Compliant RoHS Non-Compliant
Programmable Type — In-System Programmable (ISP) via IEEE 1149.1 JTAG
Technology — CMOS EEPROM
Usable Gates — 1,250
Macrocells — 64
User I/O — 66
Supply Voltage (Core / I/O) — 3.3 V
Maximum Internal Frequency — 227.3 MHz (counter)
JTAG (IEEE 1149.1) — Yes
PCI Compliance — PCI Local Bus Specification Revision 2.2 (-4/-5/-6/-7/-10 speed grades)
MultiVolt I/O — Supports 2.5 V / 3.3 V / 5 V mixed-voltage interfacing
Lead-Free Status — Contains Lead

数据手册与资源

浏览全部产品 创建 BOM 获取报价