EPM3512AFC256-18 vs EPM3256AFC256-10N 对比

详细并排对比 EPM3512AFC256-18 出自 Altera 和 EPM3256AFC256-10N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM3512AFC256-18 EPM3256AFC256-10N
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $17.20 $25.95
Family MAX 3000A MAX 3000A
Macrocells 512 256
Logic Array Blocks (LABs) 16 —
Maximum User I/O Pins 212 —
Pin-to-Pin Delay (tPD1) 18 ns —
Global Clock Networks 4 —
VCCINT (Core Supply) 3.0 V to 3.6 V (3.3 V typical) —
VCCIO (I/O Supply) 2.5 V or 3.3 V (MultiVolt) —
工作温度 [DATA_NEEDED: industrial/commercial grade] 0 C to 70 C (commercial)
Programming Technology EEPROM (non-volatile) —
In-System Programming IEEE Std. 1532 / JTAG (IEEE Std. 1149.1) —
封装 256-ball FineLine BGA (FCBGA) 256-pin FineLine BGA
Ball Pitch 1.0 mm —
RoHS 状态 [DATA_NEEDED: not specified in retrieved data] —
安装类型 Surface Mount —
Device Type — CPLD (Complex Programmable Logic Device)
Usable Gates — 5,000 gates
Maximum User I/O — 161
Pin-to-Pin Logic Delay — 10 ns
Maximum Counter Frequency — 227.3 MHz
Core Voltage — 3.3 V
I/O Logic Level Compatibility — 5.0 V / 3.3 V / 2.5 V (MultiVolt)
Programmability — EEPROM, in-system programmable (ISP)
JTAG Interface — IEEE 1532 / JTAG (TDI, TDO, TMS, TCK)
Logic Family — CMOS
PCI Compliance — PCI Local Bus Specification Rev 2.2 (at -10 grade)

数据手册与资源

浏览全部产品 创建 BOM 获取报价