EPM3512AFC256-2N vs EPM3512AFC256-23 对比

详细并排对比 EPM3512AFC256-2N 出自 Intel 和 EPM3512AFC256-23 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM3512AFC256-2N EPM3512AFC256-23
品牌 Intel Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $25.80 $15.75
Family MAX 3000A MAX 3000A
Macrocells 512 512
Logic Array Blocks (LABs) 32 16 (32 macrocells each)
Maximum User I/O Pins 212 —
Propagation Delay (tPD) [DATA_NEEDED: tPD in ns] 5.5 ns
Maximum Operating Frequency [DATA_NEEDED: fMAX in MHz] 178.6 MHz
Process Technology 0.30 µm CMOS EEPROM 0.30 µm CMOS EEPROM
Configuration Memory Non-volatile EEPROM —
In-System Programmability IEEE Std. 1532 JTAG —
VCCINT (Core Supply) 3.3 V —
VCCIO (I/O Supply) 2.5 V / 3.3 V / 5.0 V MultiVolt —
PCI Compliance 3.3 V PCI-compliant —
封装 256-ball FineLine BGA (FC-256) 256-ball FineLine BGA (FC256), 17 mm x 17 mm
Operating Temperature (Commercial) 0 °C to +70 °C —
RoHS 状态 Compliant —
Lead-Free Yes —
安装类型 Surface Mount (BGA) Surface Mount (BGA)
Usable Gates — 10,000
Pin-to-Pin Delay — 23 ns
Supply Voltage (VCCINT) — 3.3 V
I/O Supply Voltage (VCCIO) — 2.5 V / 3.3 V / 5.0 V (MultiVolt)
User I/O Pins — [DATA_NEEDED: user I/O count for FC256]
Programming Interface — JTAG (IEEE Std. 1149.1) / ISP
工作温度 — [DATA_NEEDED: operating temperature grade]

数据手册与资源

浏览全部产品 创建 BOM 获取报价