EPM3512AQ208-10N vs EPM3512AQC208-10S 对比
详细并排对比 EPM3512AQ208-10N 出自 Altera 和 EPM3512AQC208-10S 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况，以确定最适合您设计需求的元器件。
规格对比
| 参数 | EPM3512AQ208-10N | EPM3512AQC208-10S |
|---|---|---|
| 品牌 | Altera | Altera |
| 分类 | FPGA & CPLD | FPGA & CPLD |
| 生命周期状态 | 有效 | Obsolete |
| 库存状态 | 有库存 | 有库存 |
| 单价（USD） | $21.40 | $9.75 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 512 | 512 |
| Usable Gates | 10,000 | 1750 |
| User I/Os | 172 | 208 |
| Logic Array Blocks (LABs) | 32 | 32 (16 macrocells each) |
| 封装 | 208-pin PQFP | 208-pin FineLine BGA-256 |
| Speed Grade | -10 (10 ns pin-to-pin delay) | -10 (tPD1 = 7.5 ns) |
| Pin-to-Pin Delay (tPD) | 4.5 ns (typical) | — |
| Maximum Frequency (fCNT) | 227.3 MHz | — |
| Core Supply Voltage (VCCINT) | 3.3 V | — |
| I/O Supply Voltage (VCCIO) | 2.5 V, 3.3 V, or 5.0 V | — |
| Process Technology | CMOS EEPROM | EEPROM-based CMOS |
| Programming Interface | IEEE Std. 1532 (JTAG) ISP | — |
| Operating Temperature (Industrial) | -40 C to +85 C | — |
| 安装类型 | Surface Mount | — |
| RoHS 状态 | unknown | [DATA_NEEDED: rohs_status] |
| Propagation Delay (tPD1) | — | 7.5 ns (pin-to-pin) |
| Supply Voltage - VCCINT (internal) | — | 3.3 V |
| Supply Voltage - VCCIO (I/O) | — | 2.5 V, 3.3 V, or 5.0 V (MultiVolt) |
| Programming Technology | — | CMOS EEPROM |
| In-System Programmability (ISP) | — | Yes (IEEE Std. 1149.1 JTAG) |
| PCI Compliance | — | Yes (PCI Local Bus Specification Rev 2.2) |
| 工作温度 | — | 0C to +70C (commercial) |
| Boundary-Scan (JTAG) | — | Yes (1149.1 compliant) |
| Program/Erase Endurance | — | 100 cycles minimum |
| Logic Family | — | CMOS |