EPM5128GC-2 vs EPM5128JC-1 对比

详细并排对比 EPM5128GC-2 出自 Altera 和 EPM5128JC-1 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM5128GC-2 EPM5128JC-1
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $8.95 $24.95
Family MAX 5000 MAX 5000
Logic Elements / Gates 2,500 usable gates —
Macrocells 128 128
Number of Usable Gates 2,500 —
Maximum Operating Frequency 50 MHz 62.5 MHz
Propagation Delay (tPD) Approx. 25 ns (typical, -2 speed grade) —
Supply Voltage (VCC) 5 V (nominal) 4.75 V to 5.25 V (5 V nominal)
Package Type 68-pin PGA (Pin Grid Array) —
Package Code (per Partstack) WPGA —
Number of Terminals 68 —
Programming Technology UV-erasable EPROM —
工作温度 0C to +70C (commercial) [DATA_NEEDED: temperature grade]
Grade (per Partstack) COMMERCIAL —
Terminal Form PIN/PEG —
Configuration Memory Non-volatile, one-time programmable (erasable via UV) Non-volatile EPROM (UV-erasable)
Device Type — Erasable Programmable Logic Device (EPLD/CPLD)
Usable Gates — 2,500
Logic Array Blocks (LABs) — [DATA_NEEDED: LAB count]
Pin-to-Pin Propagation Delay (tPD) — 40 ns
Technology — CMOS, UV-erasable EPROM
封装 — 68-pin CQCCJ (Windowed Ceramic J-Lead Chip Carrier)
安装类型 — Surface Mount
Programming Interface — JTAG / Altera dedicated programmer
RoHS 状态 — non_compliant (ceramic windowed package)
生命周期状态 — Obsolete - last-time-buy inventory only

数据手册与资源

浏览全部产品 创建 BOM 获取报价