EPM5192AGC84-15 vs EPM5192AJC84-20 对比

详细并排对比 EPM5192AGC84-15 出自 Altera 和 EPM5192AJC84-20 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM5192AGC84-15 EPM5192AJC84-20
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $42.00 $19.20
Family MAX 5000 MAX 5000
Device Type UV-Erasable/OTP Complex PLD UV-erasable/OTP Complex PLD (CPLD)
Macrocells 192 192
Logic Array Blocks (LABs) 12 —
User I/O Pins 64 —
Dedicated Inputs 7 7
Propagation Delay (tPD) 15 ns —
Maximum Internal Clock Frequency 83.3 MHz —
Supply Voltage (VCC) 4.5 V to 5.5 V —
Process Technology CMOS CMOS, UV-erasable EEPROM
Programmable Element UV-Erasable EPROM cell —
封装 84-pin Ceramic PGA (Pin Grid Array) 84-pin PLCC J-Lead (WQCCJ, J84)
安装类型 Through-Hole Surface Mount (J-Lead)
工作温度 Commercial (0C to +70C) - [DATA_NEEDED: military/industrial temp grade range] —
RoHS 状态 [DATA_NEEDED: not declared in web data; ceramic PGA with UV window typically non-RoHS] [DATA_NEEDED: RoHS status]
Propagation Delay (tpd) — 33 ns (speed grade -20)
最大时钟频率 — 66.7 MHz
Supply Voltage (Vcc) — 4.75 V to 5.25 V
User I/O Lines — 64
Operating Temperature Grade — Commercial
MSL 等级 — [DATA_NEEDED: MSL level]
Programming Tool — Altera MAX+PLUS II / Quartus (legacy)
Lead-Free / Halogen-Free — [DATA_NEEDED: lead-free status]

数据手册与资源

浏览全部产品 创建 BOM 获取报价