EPM7128AETI144-10N vs EPM7128ATC144-10 对比

详细并排对比 EPM7128AETI144-10N 出自 Altera 和 EPM7128ATC144-10 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM7128AETI144-10N EPM7128ATC144-10
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $23.10 $9.10
Family MAX 7000A —
Macrocells 128 128
Usable Gates 2,500 —
Logic Array Blocks (LABs) 8 —
Maximum User I/O Pins 100 —
Propagation Delay (tPD) 10 ns 10 ns
Supply Voltage (VCCINT) 3.0 V to 3.6 V (3.3 V nominal) —
Programming Technology EEPROM (in-system programmable) —
JTAG Interface IEEE Std 1149.1 BST compliant —
封装 TQFP-144 (144-pin) —
工作温度 -40C to +85C (industrial) 0C to +70C (commercial)
Process Technology 0.35 µm CMOS EEPROM —
安装类型 Surface Mount Surface Mount
MSL 等级 3 —
RoHS 状态 Compliant unknown (legacy Altera device)
Speed Grade -10 (10 ns tPD) —
Operating Frequency (fCNT) [DATA_NEEDED: fCNT counter frequency] —
Manufacturer — Altera (now Intel)
Series — MAX 7000A
Device Type — CPLD (Complex Programmable Logic Device)
Programmable Type — EE PLD (EEPROM-based, in-system programmable)
Logic Array Blocks — 4
User I/O Pins — 68
Maximum Counter Frequency — 98 MHz
Supply Voltage - Internal (VCCINT) — 3.0 V to 3.6 V
I/O Voltage Levels — 5.0 V / 3.3 V / 2.5 V compatible (MultiVolt I/O)
In-System Programmability — Yes (IEEE Std 1149.1 JTAG)
封装 / 外壳 — 144-TQFP (20 x 20 mm)
Architecture — Multiple Array Matrix (MAX), 2nd generation

数据手册与资源

浏览全部产品 创建 BOM 获取报价