EPM7160STC100-6N vs EPM7160STC100-10 对比

详细并排对比 EPM7160STC100-6N 出自 Altera 和 EPM7160STC100-10 出自 Intel。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Intel
EPM7160STC100-10 EPM7160STC100-10 - MAX 7000S CPLD, 160 Macrocells, 100-pin TQFP | Intel

EPM7160STC100-10 - MAX 7000S CPLD, 160 Macrocells, 100-pin TQFP | Intel

EPM7160STC100-10 ⚠ 最后一次采购

规格对比

参数 EPM7160STC100-6N EPM7160STC100-10
品牌 Altera Intel
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 最后采购期
库存状态 有库存 有库存
单价(USD) $14.20 $15.90
Family MAX 7000S MAX 7000S
Logic Type CPLD (Complex Programmable Logic Device) —
Macro Cells 160 160
User I/Os 84 84
Gates (typical) 3,200 —
Propagation Delay (tPD) 6 ns —
Internal Frequency 149.3 MHz (max) —
电源电压 5 V —
Program Memory Type EEPROM (non-volatile) —
In-System Programmability Yes (IEEE 1149.1 JTAG) Yes (IEEE 1149.1 JTAG)
封装 TQFP-100 (T100) 100-pin TQFP
Package Code LFQFP, S Gull-Wing —
工作温度 0 °C to +70 °C (Commercial) 0 C to +70 C (commercial)
Logic Family CMOS —
I/O Banks [DATA_NEEDED: I/O bank count] —
RoHS 状态 [DATA_NEEDED: RoHS compliance] Non-RoHS (legacy Altera part; -10N variant is RoHS)
Lead-Free [DATA_NEEDED: lead-free status] —
Device Type — CPLD (Complex Programmable Logic Device)
Usable Gates — 3,200
Logic Elements — 160 macrocells / 10 Logic Array Blocks
Supply Voltage (VCC) — 5.0 V (4.75 V - 5.25 V)
Propagation Delay (tPD1) — 10 ns
Global Clock Setup Time — 6 ns
Internal Counter Frequency — 100 MHz
Technology — CMOS, EEPROM-based
安装类型 — Surface Mount

数据手册与资源

浏览全部产品 创建 BOM 获取报价