EPM9560GC280-20 vs EPM9320GC280-20 对比

详细并排对比 EPM9560GC280-20 出自 Altera 和 EPM9320GC280-20 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM9560GC280-20 EPM9320GC280-20
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $360.00 $67.00
Family MAX 9000 MAX 9000
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Usable Gates 12,000 6000 (approx.)
Macrocells 560 320
Maximum User I/O 212 —
Pin-to-Pin Delay 20 ns (speed grade -20) —
Counter Frequency (max) 100 MHz —
Supply Voltage (VCCINT) 4.75 V to 5.25 V (5.0 V nominal) —
I/O Voltage 3.3 V or 5.0 V configurable —
Process Technology CMOS EEPROM —
封装 280-pin CPGA (Ceramic Pin Grid Array) 280-pin Ceramic Pin Grid Array (CPGA)
工作温度 [DATA_NEEDED: commercial/industrial/military grade] [DATA_NEEDED: operating temperature grade]
In-System Programming Yes, via IEEE 1149.1 JTAG —
安装类型 Through-Hole (CPGA socket) Through-Hole (PGA socket)
RoHS 状态 [DATA_NEEDED: CPGA package historically contains Pb; likely non-compliant] unknown
Logic Array Blocks (LABs) — 20 (16 macrocells each, typical for MAX 9000)
Maximum Operating Frequency — 100 MHz (internal counter)
Propagation Delay (tpd) — 23 ns (approx., -20 speed grade)
Supply Voltage (VCC) — 4.75 V to 5.25 V (5 V nominal)
Technology — CMOS EEPROM
In-System Programmability — Yes (5.0-V ISP via JTAG)
JTAG Support — IEEE Std. 1149.1 compliant
Configuration Memory — EEPROM (non-volatile, instant-on)

数据手册与资源

浏览全部产品 创建 BOM 获取报价